AXIS_FIFO

November 21, 2024

Jay Convertino

Contents

1 Usage

1.1 Introduction

Standard AXIS FIFO with multiple options. The FIFO uses a AXIS interface for data in and out. It also emulates the Xilinx AXIS FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

1.2.1 fusesoc_info Depenecies

- dep
  - AFRL:buffer:fifo
  - AFRL:utility:helper:1.0.0
- dep_tb
  - AFRL:simulation:axis_stimulator
  - AFRL:simulation:clock_stimulator
  - AFRL:utility:sim_helper

1.3 In a Project

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

2 Architecture

This AXIS FIFO is made for two modules. They are the FIFO, and AXIS FIFO control. The combination of these two provide the AXIS FIFO module. Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The current

modules emulate the Xilinx AXIS FIFO IP core availble in Vivado 2018 and up.

AXIS FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx AXIS FIFO IP.

Please see 5 for more information.

3 Building

The AXIS FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 fusesoc_info File List

- src
  - src/axis_fifo.v
  - src/axis_fifo_ctrl.v
- tb
  - 'tb/tb_axis.v': 'file_type': 'verilogSource'
- ut
  - 'ut/cocotb_axis_verification.py': 'file_type': 'user', 'copyto': '.'

3.3 Targets

3.3.1 fusesoc_info Targets

- default

  Info: Default for IP intergration.

- sim

  Info: Constant data value with file check.

- sim_rand_data

  Info: Feed random data input with file check

- sim_rand_ready_rand_data

  Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

- sim_8bit_count_data

  Info: Feed a counter data as input, perform file check.

- sim_rand_ready_8bit_count_data

  Info: Feed a counter data a input, and randomize the read ready on the output. Perform output file check.

3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
   - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
   - **cocotb** testbench files

4 Simulation

There are a few different simulations that can be run for this core.

4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

5 Module Documentation

There is a single async module for this core.

- **AXIS_FIFO** will buffer data from input to output.

- **AXIS_FIFO_CONTROL** emulates the Xilinx FIFO IP interface and its behavior.

The next sections document the module in great detail.

axis_fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wraps the standard FIFO with an axi streaming interface.

License MIT

axis_fifo

```
module axis_fifo #(
parameter
FIFO_DEPTH
 =
256,
parameter
COUNT_WIDTH
 =
8,
parameter
BUS_WIDTH
```

```
 =
1,
parameter
USER_WIDTH
 =
1,
parameter
DEST_WIDTH
 =
1,
parameter
RAM_TYPE
 =
"block",
parameter
PACKET_MODE
 =
0,
parameter
COUNT_DELAY
 =
1,
parameter
COUNT_ENA
 =
1
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axi
```

AXIS fifo

Parameters

FIFO_DEPTH parameter	Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-power of two will be rounded up to the next closest.
COUNT_WIDTH parameter	Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).
BUS_WIDTH parameter	Width of the axis data bus input/output in bytes.
USER_WIDTH parameter	Width of the axis user bus input/output in bits.
DEST_WIDTH parameter	Width of the axis dest bus input/output in bits.
RAM_TYPE parameter	RAM type setting.
PACKET_MODE parameter	Set axis fifo to wait for tlast before allowing a read on master port output.
COUNT_DELAY parameter	Delay count by one clock cycle of the data count clock.
COUNT_ENA parameter	Enable count, set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!).

Ports

m_axis_aclk	Clock for AXIS
m_axis_arstn	Negative reset for AXIS
m_axis_tvalid	When active high the output data is valid
m_axis_tready	When set active high the output device is ready for data.

m_axis_tdata	Output data
m_axis_tkeep	Output valid byte indicator
m_axis_tlast	Indicates last word in stream.
m_axis_tuser	Output user bus
m_axis_tdest	Output destination
s_axis_aclk	Clock for AXIS
s_axis_arstn	Negative reset for AXIS
s_axis_tvalid	When set active high the input data is valid
s_axis_tready	When active high the device is ready for input data.
s_axis_tdata	Input data
s_axis_tkeep	Input valid byte indicator
s_axis_tlast	Is this the last word in the stream (active high).
s_axis_tuser	Input user bus
s_axis_tdest	Input desitination
data_count_aclk	Clock for data count
data_count_arstn	Negative edge reset for data count.
data_count	Output that indicates the amount of data in the FIFO.

INSTANTIATED MODULES

axis_fifo

```
fifo #(
.FIFO_DEPTH(c_FIFO_DEPTH),
.BYTE_WIDTH(c_FIFO_WIDTH),
.COUNT_WIDTH(COUNT_WIDTH),
.FWFT(1),
.RD_SYNC_DEPTH(0),
.WR_SYNC_DEPTH(0),
.DC_SYNC_DEPTH(0),
.
```

```
COUNT_DELAY
                                                                                (
COUNT_DELAY),
                                                                                .
COUNT_ENA
                                                                                (
COUNT_ENA),
                                                                                .
DATA_ZERO
                                                                                (
1),
                                                                                .
ACK_ENA
                                                                                (
0),
                                                                                .
RAM_TYPE
                                                                                (
RAM_TYPE)
) axis_fifo ( .rd_clk (m_axis_aclk), .rd_rstn (m_axis_arstn), .rd_en (s_rd_e
```

Generic FIFO that acts like a Xilinx FIFO.

axis_control

```
axis_fifo_ctrl #(
                                                                                .
BUS_WIDTH
                                                                                (
BUS_WIDTH),
                                                                                .
FIFO_WIDTH
                                                                                (
c_FIFO_WIDTH),
                                                                                .
USER_WIDTH
                                                                                (
USER_WIDTH),
                                                                                .
DEST_WIDTH
                                                                                (
DEST_WIDTH),
                                                                                .
PACKET_MODE(PACKET_MODE)
) axis_control ( .m_axis_aclk (m_axis_aclk), .m_axis_arstn (m_axis_arstn),
```

Create signals to control FIFO and provide AXIS interace.

axis_ctrl_fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wraps the standard FIFO with an axi streaming interface.

License MIT

axis_fifo_ctrl

```
module axis_fifo_ctrl #(
parameter
BUS_WIDTH
 =
1,
parameter
FIFO_WIDTH
 =
8,
parameter
FIFO_POWER
```

```
  =
 8,
 parameter
 USER_WIDTH
  =
 1,
 parameter
 DEST_WIDTH
  =
 1,
 parameter
 PACKET_MODE
  =
 0
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axi
```

AXIS fifo control

Parameters

BUS_WIDTH parameter	Width of the axis data bus input/output in bytes. FIFO_WIDTH - FIFO_POWER -
USER_WIDTH parameter	Width of the axis user bus input/output in bits.
DEST_WIDTH parameter	Width of the axis dest bus input/output in bits.
PACKET_MODE parameter	Set axis fifo to wait for tlast before allowing a read on master port output.

Ports

m_axis_aclk	Clock for AXIS
m_axis_arstn	Negative reset for AXIS
m_axis_tvalid	When active high the output data is valid
m_axis_tready	When set active high the output device is ready for data.
m_axis_tdata	Output data
m_axis_tkeep	Output valid byte indicator
m_axis_tlast	Indicates last word in stream.
m_axis_tuser	Output user bus
m_axis_tdest	Output destination
s_axis_tlast	Is this the last word in the stream (active high).
rd_en	Active high enable of read interface.
rd_valid	Active high output that the data is valid.
rd_data	Output data
rd_empty	Active high output when read is empty.
wr_full	Active high output that the FIFO is full.