# AXIS\_FIFO



May 21, 2025

Jay Convertino

# **Contents**

1	· <b>J</b> -	2
2	Architecture	2
3	3.1 fusesoc	3 4
4	4.1 iverilog	<b>5</b> 5
5	Code Documentation       6         5.1 axis_fifo       1         5.2 axis_fifo_ctrl       1         5.3 tb_axis       1         5.4 tb_cocotb verilog       1         5.5 tb_cocotb python       1	1 3 6

# 1 Usage

#### 1.1 Introduction

Standard AXIS FIFO with multiple options. The FIFO uses a AXIS interface for data in and out. It also emulates the Xilinx AXIS FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

### 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:buffer:fifo
  - AFRL:utility:helper:1.0.0
- dep\_tb
  - AFRL:simulation:axis stimulator
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

# 1.3 In a Project

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

# 2 Architecture

This AXIS FIFO is made for two modules. They are the FIFO, and AXIS FIFO control. The combination of these two provide the AXIS FIFO module. Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The current

modules emulate the Xilinx AXIS FIFO IP core availble in Vivado 2018 and up.

AXIS FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx AXIS FIFO IP.

Please see 5 for more information.

# 3 Building

The AXIS FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting for the lint target is performed using verible.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

# 3.2 Source Files

#### 3.2.1 fusesoc\_info File List

- src
  - src/axis fifo.v
  - src/axis fifo ctrl.v
- tb
  - 'tb/tb\_axis.v': 'file\_type': 'verilogSource'
- · tb cocotb
  - 'tb/tb cocotb.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb cocotb.v': 'file type': 'verilogSource'

# 3.3 Targets

# 3.3.1 fusesoc\_info Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

sim

Info: Constant data value with file check.

· sim rand data

Info: Feed random data input with file check

• sim rand ready rand data

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

· sim 8bit count data

Info: Feed a counter data as input, perform file check.

• sim\_rand\_ready\_8bit\_count\_data

Info: Feed a counter data a input, and randomize the read ready on the output. Perform output file check.

• sim cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb

# 4 Simulation

There are a few different simulations that can be run for this core. All currently use iVerilog (icarus) to run. The first is iverilog, which uses verilog only for the simulations. The other is cocotb. This does a unit test approach to the testing and gives a list of tests that pass or fail.

# 4.1 iverilog

All simulation targets that do NOT have cocotb in the name use a verilog test bench with verilog stimulus components. These all read in a file and then write a file that has been processed by the FIFO. Then the input and output file are compared with a MD5 sum to check that they match. If they do not match then the test has failed. All of these tests provide fst output files for viewing the waveform in the there target build folder.

# 4.2 cocotb

To use the cocotb tests you must install the following python libraries.

```
$ pip install cocotb
$ pip install cocotbext-axi
```

Then you must use the cocotb sim target. In this case it is sim\_cocotb. This target can be run with various bus and fifo parameters.

```
$ fusesoc run —target sim_cocotb AFRL:buffer:axis_fifo \hookrightarrow :1.0.0 —BUS_WIDTH=8 —FIFO_DEPTH=32
```

The following is an example command to run through various parameters without typing them one by one.

# **5 Code Documentation**

Natural docs is used to generate documentation for this project. The next lists the following sections.

- AXIS\_FIFO will buffer data from input to output.
- **AXIS\_FIFO\_CONTROL** emulates the Xilinx FIFO IP interface and its behavior.
- **tb\_axis** Verilog test bench.
- **tb\_cocotb verilog** Verilog test bench base for cocotb.
- **tb\_cocotb python** cocotb unit test functions.

# axis\_fifo.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2021/06/29

### **INFORMATION**

#### **Brief**

Wraps the standard FIFO with an axi streaming interface.

#### **License MIT**

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### axis fifo

```
module axis_fifo #(
parameter
FIFO_DEPTH
=
256,
parameter
COUNT_WIDTH
=
8,
parameter
BUS_WIDTH
=
1,
parameter
```

```
USER_WIDTH

=
1,
parameter
DEST_WIDTH
=
1,
parameter
RAM_TYPE
=
"block",
parameter
PACKET_MODE
=
0,
parameter
COUNT_DELAY
=
1,
parameter
COUNT_ENA
=
1)
( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axis_arstn)
```

AXIS fifo

#### **Parameters**

**FIFO\_DEPTH** Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-

parameter power of two will be rounded up to the next closest.

COUNT\_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256 for

arameter fifo depth... this should be 8).

**BUS\_WIDTH** Width of the axis data bus input/output in bytes.

parameter

**USER\_WIDTH** Width of the axis user bus input/output in bits.

parameter

**DEST\_WIDTH** Width of the axis dest bus input/output in bits.

parameter

**RAM\_TYPE** RAM type setting.

parameter

**PACKET\_MODE** Set axis fifo to wait for tlast before allowing a read on master port output.

parameter

**COUNT\_DELAY** Delay count by one clock cycle of the data count clock.

parameter

**COUNT\_ENA** Enable count, set this to 0 to disable (only disable if read/write/data\_count are on the same clock domain!).

#### **Ports**

m\_axis\_aclk Clock for AXIS

m\_axis\_arstn Negative reset for AXIS

m\_axis\_tvalid When active high the output data is valid

m\_axis\_tready When set active high the output device is ready for data.

m\_axis\_tdata Output data

m\_axis\_tkeep Output valid byte indicator
m\_axis\_tlast Indicates last word in stream.

m\_axis\_tuser Output user bus

m\_axis\_tdest Output destination s\_axis\_aclk Clock for AXIS s\_axis\_arstn Negative reset for AXIS s\_axis\_tvalid When set active high the input data is valid s\_axis\_tready When active high the device is ready for input data. Input data s\_axis\_tdata Input valid byte indicator s\_axis\_tkeep Is this the last word in the stream (active high). s\_axis\_tlast s\_axis\_tuser Input user bus Input desitination  $s_axis_tdest$ data\_count\_aclk Clock for data count data\_count\_arstn Negative edge reset for data count. data\_count Output that indicates the amount of data in the FIFO.

# **INSTANTIATED MODULES**

# axis fifo

```
fifo #(
FIFO_DEPTH
                                                                           (
c_FIFO_DEPTH),
BYTE_WIDTH
c_FIFO_WIDTH),
COUNT_WIDTH
                                                                           (
COUNT_WIDTH),
FWFT
                                                                           (
1),
RD_SYNC_DEPTH
                                                                           (
0),
WR_SYNC_DEPTH
                                                                           (
0),
DC_SYNC_DEPTH
                                                                           (
Θ),
COUNT_DELAY
                                                                           (
COUNT_DELAY),
COUNT_ENA
                                                                           (
COUNT_ENA),
```

```
DATA_ZERO

1),

ACK_ENA

0),

RAM_TYPE

RAM_TYPE)

) axis_fifo ( .rd_clk (m_axis_aclk), .rd_rstn (m_axis_arstn), .rd_en (s_rd_e)
```

Generic FIFO that acts like a Xilinx FIFO.

# axis\_control

```
axis_fifo_ctrl #(

BUS_WIDTH

(BUS_WIDTH),

FIFO_WIDTH

(_FIFO_WIDTH),

USER_WIDTH

(_USER_WIDTH),

DEST_WIDTH

(_DEST_WIDTH),

PACKET_MODE(PACKET_MODE)
) axis_control ( .m_axis_aclk (m_axis_aclk), .m_axis_arstn (m_axis_arstn),
```

Create signals to control FIFO and provide AXIS interace.

# axis ctrl fifo.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2021/06/29

### **INFORMATION**

#### **Brief**

Wraps the standard FIFO with an axi streaming interface, Xilinx AXIS FIFO Emulation.

#### License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# axis\_fifo\_ctrl

```
module axis_fifo_ctrl #(
parameter
BUS_WIDTH
=
1,
parameter
FIFO_WIDTH
=
8,
parameter
FIFO_POWER
=
8,
parameter
```

```
USER_WIDTH

=
1,
parameter
DEST_WIDTH
=
1,
parameter
PACKET_MODE
=
0
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axis_arstn)
```

AXIS fifo control

#### **Parameters**

BUS\_WIDTH Width of the axis data bus input/output in bytes. FIFO\_WIDTH - FIFO\_POWER -

parameter

**USER\_WIDTH** Width of the axis user bus input/output in bits.

parameter

**DEST\_WIDTH** Width of the axis dest bus input/output in bits.

parameter

PACKET\_MODE Set axis fifo to wait for tlast before allowing a read on master port output.

parameter

#### **Ports**

m\_axis\_aclk Clock for AXIS

m\_axis\_arstn Negative reset for AXIS

 $\label{eq:m_axis_tvalid} \textbf{When active high the output data is valid}$ 

m\_axis\_tready When set active high the output device is ready for data.

m\_axis\_tkeep Output valid byte indicatorm\_axis\_tlast Indicates last word in stream.

rd\_en Active high enable of read interface.rd\_valid Active high output that the data is valid.

rd\_data Output data

rd\_empty Active high output when read is empty.wr\_full Active high output that the FIFO is full.

# tb axis.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/12/09

#### **INFORMATION**

#### **Brief**

Test bench for axis\_fifo using axis stim and clock stim.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb\_axis

```
module tb_axis #(
parameter
IN_FILE_NAME
=
"in.bin",
parameter
OUT_FILE_NAME
=
"out.bin",
parameter
FIFO_DEPTH
=
128,
parameter
```

```
RAND_READY
=
0
)
```

Test bench for axis\_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

#### **Parameters**

IN\_FILE\_NAME parameter

OUT\_FILE\_NAME parameter

File name for input.

File name for output.

Parameter

FIFO\_DEPTH parameter

RAND\_READY

O = no random ready. 1 = randomize ready.

# **INSTANTIATED MODULES**

# clk\_stim

Generate a 50/50 duty cycle set of clocks and reset.

# slave\_axis\_stim

```
slave_axis_stimulus #(

BUS_WIDTH(BUS_WIDTH),

USER_WIDTH(USER_WIDTH),

DEST_WIDTH(DEST_WIDTH),

FILE(IN_FILE_NAME)
) slave_axis_stim ( .m_axis_aclk(tb_stim_clk), .m_axis_arstn(tb_stim_rstn),
```

Device under test SLAVE stimulus module.

# dut

```
axis_fifo #(

FIFO_DEPTH(FIFO_DEPTH),

COUNT_WIDTH(8),

BUS_WIDTH(BUS_WIDTH),

USER_WIDTH(USER_WIDTH),

DEST_WIDTH(DEST_WIDTH),

RAM_TYPE("block"),

PACKET_MODE(0),

COUNT_DELAY(1),

COUNT_ENA(1)

) dut ( .s_axis_aclk(tb_stim_clk), .s_axis_arstn(tb_stim_rstn), .s_axis_tva
```

Device under test, axis\_fifo

# master\_axis\_stim

Devie under test MASTER stimulus module.

# tb cocotb.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/12/10

### **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb\_cocotb

```
module tb_cocotb #(
parameter
FIFO_DEPTH
=
256,
parameter
COUNT_WIDTH
=
8,
parameter
BUS_WIDTH
=
1,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
RAM_TYPE
"block",
parameter
PACKET_MODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axi
```

Test bench for axis\_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

#### **Parameters**

Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-FIFO DEPTH

power of two will be rounded up to the next closest. parameter

COUNT\_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256 for

fifo depth... this should be 8). parameter

**BUS\_WIDTH** Width of the axis data bus input/output in bytes.

USER\_WIDTH Width of the axis user bus input/output in bits.

DEST\_WIDTH Width of the axis dest bus input/output in bits.

parameter

RAM\_TYPE RAM type setting.

PACKET\_MODE Set axis fifo to wait for tlast before allowing a read on master port output.

COUNT\_DELAY Delay count by one clock cycle of the data count clock.

COUNT ENA

Enable count, set this to 0 to disable (only disable if read/write/data\_count are on the same clock domain!).

#### **Ports**

Clock for AXIS m\_axis\_aclk

m\_axis\_arstn Negative reset for AXIS

m\_axis\_tvalid When active high the output data is valid

m\_axis\_tready When set active high the output device is ready for data.

m\_axis\_tdata Output data

m\_axis\_tkeep Output valid byte indicator m\_axis\_tlast Indicates last word in stream.

Output user bus m\_axis\_tuser Output destination m\_axis\_tdest s\_axis\_aclk Clock for AXIS s\_axis\_arstn Negative reset for AXIS When set active high the input data is valid s\_axis\_tvalid s\_axis\_tready When active high the device is ready for input data. s\_axis\_tdata s\_axis\_tkeep Input valid byte indicator Is this the last word in the stream (active high). s\_axis\_tlast s\_axis\_tuser Input user bus s\_axis\_tdest Input desitination data\_count\_aclk Clock for data count data\_count\_arstn Negative edge reset for data count. data\_count Output that indicates the amount of data in the FIFO.

### **INSTANTIATED MODULES**

# dut

```
axis_fifo #(

FIFO_DEPTH(FIFO_DEPTH),

COUNT_WIDTH(COUNT_WIDTH),

BUS_WIDTH(BUS_WIDTH),

USER_WIDTH(USER_WIDTH),

DEST_WIDTH(DEST_WIDTH),

RAM_TYPE(RAM_TYPE),

PACKET_MODE(PACKET_MODE),

COUNT_DELAY(COUNT_DELAY),

COUNT_ENA(COUNT_ENA)

) dut ( .s_axis_aclk(s_axis_aclk), .s_axis_arstn(s_axis_arstn), .s_axis_tva
```

Device under test, axis\_fifo

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2024/12/09
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2024 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

# reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

# single\_word

```
@cocotb.test()
async def single_word(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

#### **Parameters**

dut Device under test passed from cocotb.

# full\_empty

```
@cocotb.test()
async def full_empty(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing till the fifo is full, Then reading from the full FIFO.

#### **Parameters**

dut Device under test passed from cocotb.

# random\_ready

```
@cocotb.test()
async def random_ready(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for randomized ready from the sink.

#### **Parameters**

dut Device under test passed from cocotb.

# in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

**dut** Device under test passed from cocotb.