AXIS_FIFO



June 23, 2025

Jay Convertino

Contents

1	1.2	troduction 2 ependencies 2 .2.1 fusesoc_info Depenecies 2 a Project 2
2	Arch	tecture 2
3	3.2 § 3 3.3 ¶	sing 3 usesoc 3 ource Files 3 .2.1 fusesoc_info File List 3 argets 4 .3.1 fusesoc_info Targets 4 irectory Guide 4
4	4.1 i	ation 5 rerilog
5	5.1 a 5.2 a 5.3 t 5.4 t	Documentation 6 xis_fifo 7 xis_fifo_ctrl 11 o_axis 14 o_cocotb verilog 16 o_cocotb python 20

1 Usage

1.1 Introduction

Standard AXIS FIFO with multiple options. The FIFO uses a AXIS interface for data in and out. It also emulates the Xilinx AXIS FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

1.2.1 fusesoc_info Depenecies

- dep
 - AFRL:buffer:fifo
 - AFRL:utility:helper:1.0.0
- dep_tb
 - AFRL:simulation:axis stimulator
 - AFRL:simulation:clock_stimulator
 - AFRL:utility:sim_helper

1.3 In a Project

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

2 Architecture

This AXIS FIFO is made for two modules. They are the FIFO, and AXIS FIFO control. The combination of these two provide the AXIS FIFO module. Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The current

modules emulate the Xilinx AXIS FIFO IP core availble in Vivado 2018 and up.

AXIS FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx AXIS FIFO IP.

Please see 5 for more information.

3 Building

The AXIS FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting for the lint target is performed using verible.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 fusesoc_info File List

- src
 - src/axis fifo.v
 - src/axis fifo ctrl.v
- tb
 - 'tb/tb_axis.v': 'file_type': 'verilogSource'
- · tb cocotb
 - 'tb/tb cocotb.py': 'file type': 'user', 'copyto': '.'
 - 'tb/tb cocotb.v': 'file type': 'verilogSource'

3.3 Targets

3.3.1 fusesoc_info Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

sim

Info: Constant data value with file check.

· sim rand data

Info: Feed random data input with file check

• sim rand ready rand data

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

· sim 8bit count data

Info: Feed a counter data as input, perform file check.

• sim_rand_ready_8bit_count_data

Info: Feed a counter data a input, and randomize the read ready on the output. Perform output file check.

• sim cocotb

Info: Cocotb unit tests

3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
 - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb

4 Simulation

There are a few different simulations that can be run for this core. All currently use iVerilog (icarus) to run. The first is iverilog, which uses verilog only for the simulations. The other is cocotb. This does a unit test approach to the testing and gives a list of tests that pass or fail.

4.1 iverilog

All simulation targets that do NOT have cocotb in the name use a verilog test bench with verilog stimulus components. These all read in a file and then write a file that has been processed by the FIFO. Then the input and output file are compared with a MD5 sum to check that they match. If they do not match then the test has failed. All of these tests provide fst output files for viewing the waveform in the there target build folder.

4.2 cocotb

To use the cocotb tests you must install the following python libraries.

```
$ pip install cocotb
$ pip install cocotbext-axi
```

Then you must use the cocotb sim target. In this case it is sim_cocotb. This target can be run with various bus and fifo parameters.

```
$ fusesoc run —target sim_cocotb AFRL:buffer:axis_fifo \hookrightarrow :1.0.0 —BUS_WIDTH=8 —FIFO_DEPTH=32
```

The following is an example command to run through various parameters without typing them one by one.

5 Code Documentation

Natural docs is used to generate documentation for this project. The next lists the following sections.

- AXIS_FIFO will buffer data from input to output.
- **AXIS_FIFO_CONTROL** emulates the Xilinx FIFO IP interface and its behavior.
- **tb_axis** Verilog test bench.
- **tb_cocotb verilog** Verilog test bench base for cocotb.
- **tb_cocotb python** cocotb unit test functions.

axis_fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wraps the standard FIFO with an axi streaming interface.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axis fifo

```
module axis_fifo #(
parameter
FIFO_DEPTH
=
256,
parameter
COUNT_WIDTH
=
8,
parameter
BUS_WIDTH
=
1,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
RAM_TYPE
"block",
parameter
PACKET_MODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
1
)
                                                                          (
input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
 [(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
 [BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
 [USER_WIDTH-1:0]
m_axis_tuser,
output
 [DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_aclk,
input
s_axis_arstn,
input
s_axis_tvalid,
output
s_axis_tready,
input
 [(BUS_WIDTH*8)-1:0]
s_axis_tdata,
input
 [BUS_WIDTH-1:0]
s_axis_tkeep,
input
s_axis_tlast,
input
 [USER_WIDTH-1:0]
s_axis_tuser,
```

```
input
  [DEST_WIDTH-1:0]
s_axis_tdest,
input
data_count_aclk,
input
data_count_arstn,
output
  [COUNT_WIDTH:0]
data_count
)
```

AXIS fifo

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-

parameter power of two will be rounded up to the next closest.

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256 for

fifo depth... this should be 8).

BUS_WIDTH Width of the axis data bus input/output in bytes.

rameter

USER_WIDTH Width of the axis user bus input/output in bits.

parameter

DEST_WIDTH Width of the axis dest bus input/output in bits.

parameter

RAM_TYPE RAM type setting.

parameter

PACKET_MODE Set axis fifo to wait for tlast before allowing a read on master port output.

parameter

COUNT_DELAY Delay count by one clock cycle of the data count clock.

parameter

COUNT_ENA Enable count, set this to 0 to disable (only disable if read/write/data_count are on the

parameter same clock domain!).

Ports

m_axis_aclk Clock for AXIS

input

m_axis_arstn Negative reset for AXIS

input

m_axis_tvalid When active high the output data is valid

m_axi

m_axis_tready When set active high the output device is ready for data.

input

m_axis_tdata Output data

output [(BUS_WIDTH* 8)- 1:0]

m_axis_tkeep Output valid byte indicator

output [BUS_WIDTH- 1:0]

m_axis_tlast Indicates last word in stream.

output [BUS_WIDTH- 1:0]

m_axis_tuser Output user bus

output [USER_WIDTH- 1:0]

m_axis_tdest Output destination

output [DEST_WIDTH- 1:0]

s_axis_aclk Clock for AXIS

input [DEST_WIDTH- 1:0]

Negative reset for AXIS s_axis_arstn input [DEST_WIDTH- 1:0] When set active high the input data is valid s_axis_tvalid input [DEST_WIDTH- 1:0] When active high the device is ready for input data. s_axis_tready output [DEST_WIDTH- 1:0] s_axis_tdata Input data input [(BUS_WIDTH* 8)- 1:0] s_axis_tkeep Input valid byte indicator input [BUS_WIDTH- 1:0] s_axis_tlast Is this the last word in the stream (active high). input [BUS_WIDTH- 1:0] s_axis_tuser input [USER_WIDTH- 1:0] Input user bus s_axis_tdest Input desitination input [DEST_WIDTH- 1:0] Clock for data count data_count_aclk input [DEST_WIDTH- 1:0] Negative edge reset for data count. data_count_arstn input [DEST_WIDTH- 1:0] data_count Output that indicates the amount of data in the FIFO. output [COUNT_WIDTH:0]

INSTANTIATED MODULES

axis_fifo

Generic FIFO that acts like a Xilinx FIFO.

axis_control

Create signals to control FIFO and provide AXIS interace.

axis ctrl fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wraps the standard FIFO with an axi streaming interface, Xilinx AXIS FIFO Emulation.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axis_fifo_ctrl

```
module axis_fifo_ctrl #(
parameter
BUS_WIDTH
=
1,
parameter
FIFO_WIDTH
=
8,
parameter
FIFO_POWER
=
8,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
PACKET_MODE
)
                                                                             (
input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
 [(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
[BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
 [USER_WIDTH-1:0]
m_axis_tuser,
output
 [DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_tlast,
output
rd_en,
input
rd_valid,
input
 [(FIFO_WIDTH*8)-1:0]
rd_data,
input
rd_empty,
input
wr_full
```

AXIS fifo control

Parameters

BUS_WIDTH parameter

USER_WIDTH Width of the axis data bus input/output in bytes. FIFO_WIDTH - FIFO_POWER - PACKET_MODE parameter

Set axis fifo to wait for tlast before allowing a read on master port output.

Ports

m_axis_aclk Clock for AXIS input

m_axis_arstn Negative reset for AXIS input

m_axis_tvalid When active high the output data is valid

output

m_axis_tready When set active high the output device is ready for data.

m_axis_tdata Output data

output [(BUS_WIDTH* 8)- 1:8]

m_axis_tkeep

Output valid byte indicator

output [BUS_WIDTH- 1:0]

m_axis_tuser Output user bus

output [USER_WIDTH- 1:0]

m_axis_tdest Output destination
output [DEST_WIDTH- 1:0]

s_axis_tlast Is this the last word in the stream (active high).

rd_en Active high enable of read interface.

Output data

output [DEST_WIDTH- 1:0]

rd_valid Active high output that the data is valid.
input [DEST_WIDTH- 1:0]

input [(FIF0_WIDTH* 8) - 1:8]

rd_empty Active high output when read is empty.

rd_data

input [(FIF0_WIDTH* 8)- 1:8]

wr_full

Active high output that the FIFO is full.

input [(FIFO_WIDTH* 8)- 1:8]

tb axis.v

AUTHORS

JAY CONVERTINO

DATES

2024/12/09

INFORMATION

Brief

Test bench for axis_fifo using axis stim and clock stim.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

tb_axis

```
module tb_axis #(
parameter
IN_FILE_NAME
=
"in.bin",
parameter
OUT_FILE_NAME
=
"out.bin",
parameter
FIFO_DEPTH
=
128,
parameter
```

```
RAND_READY
=
0
)
```

Test bench for axis_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

Parameters

IN_FILE_NAME File name for input.

parameter

OUT_FILE_NAME File name for output.

parameter

FIFO_DEPTH Number of transactions to buffer.

parameter

RAND_READY 0 = no random ready. 1 = randomize ready.

parameter

INSTANTIATED MODULES

clk_stim

Generate a 50/50 duty cycle set of clocks and reset.

slave_axis_stim

Device under test SLAVE stimulus module.

dut

Device under test, axis_fifo

master_axis_stim

Devie under test MASTER stimulus module.

tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2024/12/10

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

tb_cocotb

```
module tb_cocotb #(
parameter
FIFO_DEPTH
= 256,
parameter
COUNT_WIDTH
= 8,
parameter
BUS_WIDTH
= 1,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
RAM_TYPE
"block",
parameter
PACKET_MODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
1
)
                                                                          (
input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
 [(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
 [BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
 [USER_WIDTH-1:0]
m_axis_tuser,
output
 [DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_aclk,
input
s_axis_arstn,
input
s_axis_tvalid,
output
s_axis_tready,
input
 [(BUS_WIDTH*8)-1:0]
s_axis_tdata,
input
 [BUS_WIDTH-1:0]
s_axis_tkeep,
input
s_axis_tlast,
input
 [USER_WIDTH-1:0]
s_axis_tuser,
```

```
input
  [DEST_WIDTH-1:0]
s_axis_tdest,
input
data_count_aclk,
input
data_count_arstn,
output
  [COUNT_WIDTH:0]
data_count
)
```

Test bench for axis_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-

parameter power of two will be rounded up to the next closest.

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256 for

parameter fifo depth... this should be 8).

BUS_WIDTH Width of the axis data bus input/output in bytes.

parameter

USER_WIDTH Width of the axis user bus input/output in bits.

parameter

DEST_WIDTH Width of the axis dest bus input/output in bits.

parameter

RAM_TYPE RAM type setting.

parameter

PACKET_MODE Set axis fifo to wait for tlast before allowing a read on master port output.

parameter

COUNT_DELAY Delay count by one clock cycle of the data count clock.

parameter

COUNT_ENA Enable count, set this to 0 to disable (only disable if read/write/data_count are on the

parameter same clock domain!).

Ports

m_axis_aclk Clock for AXIS

input

m_axis_arstn Negative reset for AXIS

input

m_axis_tvalid When active high the output data is valid

output

m_axis_tready When set active high the output device is ready for data.

input

m_axis_tdata Output data

output [(BUS_WIDTH* 8)- 1:0]

m_axis_tkeep Output valid byte indicator

output [BUS_WIDTH- 1:0]

m axis tlast Indicates last word in stream.

output [BUS_WIDTH- 1:0]

m_axis_tuser Output user bus

output [USER_WIDTH- 1:0]

m_axis_tdest Output destination

output [DEST_WIDTH- 1:0]

s_axis_aclk Clock for AXIS

input [DEST_WIDTH- 1:0] s_axis_arstn Negative reset for AXIS input [DEST_WIDTH- 1:0] s_axis_tvalid When set active high the input data is valid input [DEST_WIDTH- 1:0] When active high the device is ready for input data. s_axis_tready output [DEST_WIDTH- 1:0] s_axis_tdata Input data input [(BUS_WIDTH* 8)- 1:0] Input valid byte indicator s_axis_tkeep input [BUS_WIDTH- 1:0] s_axis_tlast Is this the last word in the stream (active high). input [BUS_WIDTH- 1:0] Input user bus s_axis_tuser input [USER_WIDTH- 1:0] Input desitination s_axis_tdest input [DEST_WIDTH- 1:0] data_count_aclk Clock for data count input [DEST_WIDTH- 1:0] data_count_arstn Negative edge reset for data count. input [DEST_WIDTH- 1:0] Output that indicates the amount of data in the FIFO. data_count output [COUNT_WIDTH:0]

INSTANTIATED MODULES

dut

Device under test, axis_fifo

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2024/12/09
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2024 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

Parameters

dut Device under test passed from cocotb test function

reset_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

single_word

```
@cocotb.test()
async def single_word(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

Parameters

dut Device under test passed from cocotb.

full_empty

```
@cocotb.test()
async def full_empty(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing till the fifo is full, Then reading from the full FIFO.

Parameters

dut Device under test passed from cocotb.

random_ready

```
@cocotb.test()
async def random_ready(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for randomized ready from the sink.

Parameters

dut Device under test passed from cocotb.

in_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

Parameters

dut Device under test passed from cocotb.

no_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

Parameters

dut Device under test passed from cocotb.