

# axis\_ctrl\_fifo.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2021/06/29

---

## INFORMATION

---

### Brief

---

Wraps the standard FIFO with an axi streaming interface, Xilinx AXIS FIFO Emulation.

### License MIT

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axis\_fifo\_ctrl

---

```
module axis_fifo_ctrl #(
    parameter
    BUS_WIDTH
    =
    1,
    parameter
    FIFO_WIDTH
    =
    8,
    parameter
    FIFO_POWER
    =
    8,
    parameter
```

```

USER_WIDTH
=
1,
parameter
DEST_WIDTH
=
1,
parameter
PACKET_MODE
=
0
)

input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
[(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
[BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
[USER_WIDTH-1:0]
m_axis_tuser,
output
[DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_tlast,
output
rd_en,
input
rd_valid,
input
[(FIFO_WIDTH*8)-1:0]
rd_data,
input
rd_empty,
input
wr_full
)

```

AXIS fifo control

## Parameters

<b>BUS_WIDTH</b> parameter	Width of the axis data bus input/output in bytes. FIFO_WIDTH - FIFO_POWER -
<b>USER_WIDTH</b> parameter	Width of the axis user bus input/output in bits.
<b>DEST_WIDTH</b> parameter	Width of the axis dest bus input/output in bits.
<b>PACKET_MODE</b> parameter	Set axis fifo to wait for tlast before allowing a read on master port output.

## Ports

<b>m_axis_aclk</b> input	Clock for AXIS
<b>m_axis_arstn</b> input	Negative reset for AXIS
<b>m_axis_tvalid</b> output	When active high the output data is valid
<b>m_axis_tready</b> input	When set active high the output device is ready for data.
<b>m_axis_tdata</b> output [(BUS_WIDTH* 8)- 1:0]	Output data
<b>m_axis_tkeep</b> output [BUS_WIDTH- 1:0]	Output valid byte indicator
<b>m_axis_tlast</b> output [BUS_WIDTH- 1:0]	Indicates last word in stream.
<b>m_axis_tuser</b> output [USER_WIDTH- 1:0]	Output user bus
<b>m_axis_tdest</b> output [DEST_WIDTH- 1:0]	Output destination
<b>s_axis_tlast</b> input [DEST_WIDTH- 1:0]	Is this the last word in the stream (active high).
<b>rd_en</b> output [DEST_WIDTH- 1:0]	Active high enable of read interface.
<b>rd_valid</b> input [DEST_WIDTH- 1:0]	Active high output that the data is valid.
<b>rd_data</b> input [(FIFO_WIDTH* 8)- 1:0]	Output data
<b>rd_empty</b> input [(FIFO_WIDTH* 8)- 1:0]	Active high output when read is empty.
<b>wr_full</b> input [(FIFO_WIDTH* 8)- 1:0]	Active high output that the FIFO is full.