# axis ctrl fifo.v

### **AUTHORS**

#### **JAY CONVERTINO**

### **DATES**

## 2021/06/29

## **INFORMATION**

## **Brief**

Wraps the standard FIFO with an axi streaming interface, Xilinx AXIS FIFO Emulation.

#### License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axis\_fifo\_ctrl

```
module axis_fifo_ctrl #(
parameter
BUS_WIDTH
=
1,
parameter
FIFO_WIDTH
=
8,
parameter
FIFO_POWER
=
8,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
PACKET_MODE
0
)
                                                                             (
input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
 [(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
[BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
 [USER_WIDTH-1:0]
m_axis_tuser,
output
 [DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_tlast,
output
rd_en,
input
rd_valid,
input
 [(FIFO_WIDTH*8)-1:0]
rd_data,
input
rd_empty,
input
wr_full
```

AXIS fifo control

#### **Parameters**

#### **Ports**

m\_axis\_aclk

input

m\_axis\_arstn

input

m\_axis\_tvalid

output

m\_axis\_tready

input

m\_axis\_tdata

output [(BUS\_WIDTH\* 8)- 1:0]

m\_axis\_tkeep

output [BUS\_WIDTH- 1:0]

m\_axis\_tlast

output [BUS\_WIDTH- 1:0]

m\_axis\_tuser

output [USER\_WIDTH- 1:0]

m\_axis\_tdest

output [DEST\_WIDTH- 1:0]

s\_axis\_tlast

input [DEST\_WIDTH- 1:0]

rd\_en

output [DEST\_WIDTH- 1:0]

rd valid

input [DEST\_WIDTH- 1:0]

rd\_data

input [(FIFO\_WIDTH\* 8)- 1:8]

rd\_empty

input [(FIFO\_WIDTH\* 8)- 1:8]

wr\_full

input [(FIFO\_WIDTH\* 8)- 1:0]

Clock for AXIS

Negative reset for AXIS

When active high the output data is valid

When set active high the output device is ready for data.

Output data

Output valid byte indicator

Indicates last word in stream.

Output user bus

Output destination

Is this the last word in the stream (active high).

Active high enable of read interface.

Active high output that the data is valid.

Output data

Active high output when read is empty.

Active high output that the FIFO is full.