axis_fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wraps the standard FIFO with an axi streaming interface.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axis fifo

```
module axis_fifo #(
parameter
FIFO_DEPTH
=
256,
parameter
COUNT_WIDTH
=
8,
parameter
BUS_WIDTH
=
1,
parameter
```

```
USER_WIDTH
parameter
DEST_WIDTH
parameter
RAM_TYPE
"block",
parameter
PACKET_MODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
1
)
                                                                            (
input
m_axis_aclk,
input
m_axis_arstn,
output
m_axis_tvalid,
input
m_axis_tready,
output
 [(BUS_WIDTH*8)-1:0]
m_axis_tdata,
output
 [BUS_WIDTH-1:0]
m_axis_tkeep,
output
m_axis_tlast,
output
 [USER_WIDTH-1:0]
m_axis_tuser,
output
 [DEST_WIDTH-1:0]
m_axis_tdest,
input
s_axis_aclk,
input
s_axis_arstn,
input
s_axis_tvalid,
output
s_axis_tready,
input
 [(BUS_WIDTH*8)-1:0]
s_axis_tdata,
input
 [BUS_WIDTH-1:0]
s_axis_tkeep,
input
s_axis_tlast,
input
[USER_WIDTH-1:0]
s_axis_tuser,
```

```
input
  [DEST_WIDTH-1:0]
s_axis_tdest,
input
data_count_aclk,
input
data_count_arstn,
output
  [COUNT_WIDTH:0]
data_count
)
```

AXIS fifo

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-

parameter power of two will be rounded up to the next closest.

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256 for

fifo depth... this should be 8).

BUS_WIDTH Width of the axis data bus input/output in bytes.

parameter

USER_WIDTH Width of the axis user bus input/output in bits.

parameter

DEST_WIDTH Width of the axis dest bus input/output in bits.

parameter

RAM_TYPE RAM type setting.

parameter

PACKET_MODE Set axis fifo to wait for tlast before allowing a read on master port output.

arameter

COUNT_DELAY Delay count by one clock cycle of the data count clock.

narameter

arameter

COUNT_ENA Enable count, set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!).

Ports

m_axis_aclk Clock for AXIS

input

m_axis_arstn Negative reset for AXIS

input

m_axis_tvalid When active high the output data is valid

. . .

m_axis_tready When set active high the output device is ready for data.

input

m_axis_tdata Output data

output [(BUS_WIDTH* 8)- 1:0]

m_axis_tkeep Output valid byte indicator

output [BUS_WIDTH- 1:0]

m_axis_tlast Indicates last word in stream.

output [BUS_WIDTH- 1:0]

m_axis_tuser Output user bus

output [USER_WIDTH- 1:0]

m_axis_tdest Output destination

output [DEST_WIDTH- 1:0]

s_axis_aclk Clock for AXIS

input [DEST_WIDTH- 1:0]

Negative reset for AXIS s_axis_arstn input [DEST_WIDTH- 1:0] When set active high the input data is valid s_axis_tvalid input [DEST_WIDTH- 1:0] s_axis_tready When active high the device is ready for input data. output [DEST_WIDTH- 1:0] s_axis_tdata Input data input [(BUS_WIDTH* 8)- 1:0] s_axis_tkeep Input valid byte indicator input [BUS_WIDTH- 1:0] s_axis_tlast Is this the last word in the stream (active high). input [BUS_WIDTH- 1:0] Input user bus s_axis_tuser input [USER_WIDTH- 1:0] Input desitination s_axis_tdest input [DEST_WIDTH- 1:0] data_count_aclk Clock for data count input [DEST_WIDTH- 1:0] data_count_arstn Negative edge reset for data count. input [DEST_WIDTH- 1:0] data_count Output that indicates the amount of data in the FIFO. output [COUNT_WIDTH:0]

INSTANTIATED MODULES

axis_fifo

Generic FIFO that acts like a Xilinx FIFO.

axis_control

Create signals to control FIFO and provide AXIS interace.