

# AXIS\_FIFO



November 20, 2024

Jay Convertino

# Contents

<b>1 Usage</b>	<b>2</b>
1.1 Introduction . . . . .	2
1.2 Dependencies . . . . .	2
1.2.1 fusesoc_info Depenecies . . . . .	2
1.3 In a Project . . . . .	2
<b>2 Architecture</b>	<b>2</b>
<b>3 Building</b>	<b>3</b>
3.1 fusesoc . . . . .	3
3.2 Source Files . . . . .	3
3.2.1 fusesoc_info File List . . . . .	3
3.3 Targets . . . . .	4
3.3.1 fusesoc_info Targets . . . . .	4
3.4 Directory Guide . . . . .	5
<b>4 Simulation</b>	<b>6</b>
4.1 iverilog . . . . .	6
4.2 cocotb . . . . .	6
<b>5 Module Documentation</b>	<b>7</b>
5.1 axis_fifo . . . . .	8
5.2 axis_fifo_ctrl . . . . .	12

# 1 Usage

## 1.1 Introduction

Standard AXIS FIFO with multiple options. The FIFO uses a AXIS interface for data in and out. It also emulates the Xilinx AXIS FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

### 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:buffer:fifo
  - AFRL:utility:helper:1.0.0
- dep\_tb
  - AFRL:simulation:axis\_stimulator
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

## 1.3 In a Project

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

# 2 Architecture

This AXIS FIFO is made for two modules. They are the FIFO, and AXIS FIFO control. The combination of these two provide the AXIS FIFO module. Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The current

modules emulate the Xilinx AXIS FIFO IP core available in Vivado 2018 and up.

AXIS FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx AXIS FIFO IP.

Please see 5 for more information.

## 3 Building

The AXIS FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have met the dependencies listed in the previous section.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

#### 3.2.1 fusesoc\_info File List

- src
  - Type: verilogSource
  - src/axis\_fifo.v
  - src/axis\_fifo\_ctrl.v
- tb
  - 'tb/tb\_axis.v': 'file\_type': 'verilogSource'
- ut
  - 'ut/cocotb\_axis\_verification.py': 'file\_type': 'user', 'copyto':  
,,

## 3.3 Targets

### 3.3.1 fusesoc\_info Targets

- default
  - Info: Default for IP intergration.
  - src
  - dep
- sim
  - Info: Constant data value with file check.
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME
  - OUT\_FILE\_NAME
  - RAND\_READY
  - FIFO\_DEPTH
- sim\_rand\_data
  - Info: Feed random data input with file check
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME=random.bin
  - OUT\_FILE\_NAME=out\_random.bin
  - RAND\_READY
  - FIFO\_DEPTH
- sim\_rand\_ready\_rand\_data
  - Info: Feed random data input, and randomize the read ready on the output. Perform output file check.
  - src
  - dep
  - tb
  - dep\_tb

- IN\_FILE\_NAME=random.bin
- OUT\_FILE\_NAME=out\_random.bin
- RAND\_READY=1
- FIFO\_DEPTH
- sim\_8bit\_count\_data
  - Info: Feed a counter data as input, perform file check.
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME=8bit\_count.bin
  - OUT\_FILE\_NAME=out\_8bit\_count.bin
  - RAND\_READY
  - FIFO\_DEPTH
- sim\_rand\_ready\_8bit\_count\_data
  - Info: Feed a counter data a input, and randomize the read ready on the output. Perform output file check.
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME=8bit\_count.bin
  - OUT\_FILE\_NAME=out\_8bit\_count.bin
  - RAND\_READY=1
  - FIFO\_DEPTH

### 3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
  - **cocotb** testbench files

## **4 Simulation**

There are a few different simulations that can be run for this core.

### **4.1 iverilog**

iverilog is used for simple test benches for quick verification, visually, of the core.

### **4.2 cocotb**

Future simulations will use cocotb. This feature is not yet implemented.

## 5 Module Documentation

There is a single async module for this core.

- **AXIS\_FIFO** will buffer data from input to output.
- **AXIS\_FIFO\_CONTROL** emulates the Xilinx FIFO IP interface and its behavior.

The next sections document the module in great detail.



# axis\_fifo.v

---

## AUTHORS

---

## JAY CONVERTINO

---

## DATES

---

2021/06/29

---

## INFORMATION

---

### Brief

---

Wraps the standard FIFO with an axi streaming interface.

### License MIT

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axis\_fifo

---

```
module axis_fifo #(
    parameter
    FIFO_DEPTH
    =
    256,
    parameter
    COUNT_WIDTH
    =
    8,
    parameter
    BUS_WIDTH
```

```

    =
    1,
    parameter
    USER_WIDTH
    =
    1,
    parameter
    DEST_WIDTH
    =
    1,
    parameter
    RAM_TYPE
    =
    "block",
    parameter
    PACKET_MODE
    =
    0,
    parameter
    COUNT_DELAY
    =
    1,
    parameter
    COUNT_ENA
    =
    1
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_axi

```

AXIS fifo

## Parameters

<b>FIFO_DEPTH</b> parameter	Depth of the fifo, must be a power of two number(divisable aka $256 = 2^8$ ). Any non-power of two will be rounded up to the next closest.
<b>COUNT_WIDTH</b> parameter	Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).
<b>BUS_WIDTH</b> parameter	Width of the axis data bus input/output in bytes.
<b>USER_WIDTH</b> parameter	Width of the axis user bus input/output in bits.
<b>DEST_WIDTH</b> parameter	Width of the axis dest bus input/output in bits.
<b>RAM_TYPE</b> parameter	RAM type setting.
<b>PACKET_MODE</b> parameter	Set axis fifo to wait for tlast before allowing a read on master port output.
<b>COUNT_DELAY</b> parameter	Delay count by one clock cycle of the data count clock.
<b>COUNT_ENA</b> parameter	Enable count, set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!).

## Ports

<b>m_axis_aclk</b>	Clock for AXIS
<b>m_axis_arstn</b>	Negative reset for AXIS
<b>m_axis_tvalid</b>	When active high the output data is valid
<b>m_axis_tready</b>	When set active high the output device is ready for data.

<b>m_axis_tdata</b>	Output data
<b>m_axis_tkeep</b>	Output valid byte indicator
<b>m_axis_tlast</b>	Indicates last word in stream.
<b>m_axis_tuser</b>	Output user bus
<b>m_axis_tdest</b>	Output destination
<b>s_axis_aclk</b>	Clock for AXIS
<b>s_axis_arstn</b>	Negative reset for AXIS
<b>s_axis_tvalid</b>	When set active high the input data is valid
<b>s_axis_tready</b>	When active high the device is ready for input data.
<b>s_axis_tdata</b>	Input data
<b>s_axis_tkeep</b>	Input valid byte indicator
<b>s_axis_tlast</b>	Is this the last word in the stream (active high).
<b>s_axis_tuser</b>	Input user bus
<b>s_axis_tdest</b>	Input destination
<b>data_count_aclk</b>	Clock for data count
<b>data_count_arstn</b>	Negative edge reset for data count.
<b>data_count</b>	Output that indicates the amount of data in the FIFO.

## INSTANTIATED MODULES

---

### axis\_fifo

---

```

fifo #(
    FIFO_DEPTH                                *
    c_FIFO_DEPTH),                          (
    BYTE_WIDTH                                *
    c_FIFO_WIDTH),                          (
    COUNT_WIDTH                               *
    COUNT_WIDTH),                          (
    FWFT                                      *
    1),                                      (
    RD_SYNC_DEPTH                            *
    0),                                      (
    WR_SYNC_DEPTH                            *
    0),                                      (
    DC_SYNC_DEPTH                            *
    0),                                      (
    *

```

```

COUNT_DELAY
COUNT_DELAY),
COUNT_ENA
COUNT_ENA),
DATA_ZERO
1),
ACK_ENA
0),
RAM_TYPE
RAM_TYPE)
) axis_fifo ( .rd_clk (m_axis_aclk), .rd_rstn (m_axis_arstn), .rd_en (s_rd_en),

```

Generic FIFO that acts like a Xilinx FIFO.

## axis\_control

```

axis_fifo_ctrl #(
BUS_WIDTH
BUS_WIDTH),
FIFO_WIDTH
c_FIFO_WIDTH),
USER_WIDTH
USER_WIDTH),
DEST_WIDTH
DEST_WIDTH),
PACKET_MODE(PACKET_MODE)
) axis_control ( .m_axis_aclk (m_axis_aclk), .m_axis_arstn (m_axis_arstn),

```

Create signals to control FIFO and provide AXIS interace.

# axis\_ctrl\_fifo.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2021/06/29

---

## INFORMATION

---

### Brief

---

Wraps the standard FIFO with an axi streaming interface.

### License MIT

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axis\_fifo\_ctrl

---

```
module axis_fifo_ctrl #(
    parameter
    BUS_WIDTH
    =
    1,
    parameter
    FIFO_WIDTH
    =
    8,
    parameter
    FIFO_POWER
```

```

    =
    8,
    parameter
    USER_WIDTH
    =
    1,
    parameter
    DEST_WIDTH
    =
    1,
    parameter
    PACKET_MODE
    =
    0
) ( input m_axis_aclk, input m_axis_arstn, output m_axis_tvalid, input m_ax:

```

AXIS fifo control

## Parameters

<b>BUS_WIDTH</b> parameter	Width of the axis data bus input/output in bytes. FIFO_WIDTH - FIFO_POWER -
<b>USER_WIDTH</b> parameter	Width of the axis user bus input/output in bits.
<b>DEST_WIDTH</b> parameter	Width of the axis dest bus input/output in bits.
<b>PACKET_MODE</b> parameter	Set axis fifo to wait for tlast before allowing a read on master port output.

## Ports

<b>m_axis_aclk</b>	Clock for AXIS
<b>m_axis_arstn</b>	Negative reset for AXIS
<b>m_axis_tvalid</b>	When active high the output data is valid
<b>m_axis_tready</b>	When set active high the output device is ready for data.
<b>m_axis_tdata</b>	Output data
<b>m_axis_tkeep</b>	Output valid byte indicator
<b>m_axis_tlast</b>	Indicates last word in stream.
<b>m_axis_tuser</b>	Output user bus
<b>m_axis_tdest</b>	Output destination
<b>s_axis_tlast</b>	Is this the last word in the stream (active high).
<b>rd_en</b>	Active high enable of read interface.
<b>rd_valid</b>	Active high output that the data is valid.
<b>rd_data</b>	Output data
<b>rd_empty</b>	Active high output when read is empty.
<b>wr_full</b>	Active high output that the FIFO is full.