# axis\_spi\_master.v

### **AUTHORS**

### **JAY CONVERTINO**

file:///home/convertinoj/Documents/research/sdcard/CARD date: 2025/04/22

## **INFORMATION**

### **Brief**

Stream SPI input/output data over AXIS bus.

#### License MIT

Copyright 2025 Jay Convertinofile:///home/convertinoj/Documents/research/sdcard/CARD

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axis\_spi\_master

```
module axis_spi_master #(
parameter
CLOCK_SPEED
=
2000000,
parameter
BUS_WIDTH
=
4,
parameter
SELECT_WIDTH
=
8
) ( input aclk, input arstn, input [BUS_WIDTH*8-1:0] s_axis_tdata, input s_a
```

SPI core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

### **Parameters**

**CLOCK\_SPEED** This is the aclk frequency in Hz, this is the frequency used for the bus and is

parameter divided by the rate.

**BUS\_WIDTH** AXIS data width in bytes. parameter

**SELECT\_WIDTH** Bit width of the slave select.

parameter

#### **Ports**

aclk Clock for AXIS

arstnNegative reset for AXISs\_axis\_tdataInput data for UART TX.

s\_axis\_tvalids\_axis\_treadyWhen set active high the input data is valids\_axis\_treadyWhen active high the device is ready for input data.

m\_axis\_tvalid When active high the output data is valid

m\_axis\_treadywhen set active high the output device is ready for data.sclkspi clock, should only drive output pins to devices.

mosi transmit for master output
miso receive for master input
ssn\_i slave select input
ssn\_o slave select output
rate output rate of spi core.
cpol clock polarity of sclk
cpha clock phase of sclk

miso\_dcountCurrent number of input bits available from parallel register.mosi\_dcountcurrent number of output bits available to serial shift output.

## STATE MACHINE

Constants that makeup the data\_state machine.

## ready

```
localparam ready = 3'd1
```

ready and waiting for data

## processing

```
localparam processing = 3'd3
```

data is being processed

#### error

```
localparam error = 3'd0
```

## **INSTANTIATED MODULES**

## inst\_spi\_output\_clk

```
mod_clock_ena_gen #(
    CLOCK_SPEED(CLOCK_SPEED)
    inst_spi_output_clk ( .clk(aclk), .rstn(arstn), .start0(1'b0), .clr(spi_e
```

Generates enable at rate for spi output data.

## inst\_spi\_input\_clk

Generates enable at rate for spi input data.

## inst\_piso

```
piso #(

BUS_WIDTH(BUS_WIDTH)
) inst_piso ( .clk(aclk), .rstn(arstn), .ena(spi_ena_mosi), .load(spi_mosi_
```

take axis input parallel data at bus size, and output the word to the spi bus.

## inst\_sipo

```
sipo #(

BUS_WIDTH(BUS_WIDTH)
) inst_sipo ( .clk(aclk), .rstn(arstn), .ena(spi_ena_miso), .load(spi_miso_
```

take serial input data, and output the world to the parallel data bus.