# uart baud gen.v

### **AUTHORS**

## **JAY CONVERTINO**

#### **DATES**

### 2021/06/24

### **INFORMATION**

#### **Brief**

Generate UART BAUD rate by dividing input clock rate using modulo divide (subtract and carry remainder)

#### **License MIT**

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# uart\_baud\_gen

```
module uart_baud_gen #(
parameter
BAUD_CLOCK_SPEED
=
2000000,
parameter
BAUD_RATE
=
115200,
parameter
```

```
DELAY

=
0
) ( input uart_clk, input uart_rstn, input uart_hold, output uart_ena )
```

Baud rate generator

#### **Parameters**

**BAUD\_CLOCK\_SPEED** This is the aclk frequency in Hz

parameter

**BAUD RATE** Serial Baud, this can be any value including non-standard.

parameter

**DELAY** Delay in rx data input.

parameter

#### **Ports**

uart\_hold Output to hold clock till in receive state.uart\_ena Enable UART data processing from RX.