tm_stim_axis.v

AUTHORS

JAY CONVERTINO

DATES

2022/10/24

INFORMATION

Brief

All modules for AXIS test bench top are here. There will be loop of tests the axis core must pass. In these tests is where the end user must alter the checks if the input does not equal the output. As these were designed with a FIFO in mind.

License MIT

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

slave_axis_stimulus

```
module slave_axis_stimulus #(
parameter
BUS_WIDTH
=
1,
parameter
USER_WIDTH
=
1,
```

```
parameter
DEST_WIDTH
=
1,
parameter
BYTE_SWAP
=
0,
parameter
FILE
=
"test.bin"
) ( input m_axis_aclk, input m_axis_arstn, output reg m_axis_tvalid, input
```

Simulator core to read file data, and output it over master axis dut.

Parameters

BUS_WIDTH bus width in bytes for data bus

parameter

USER_WIDTH user width in bits

parameter

DEST_WIDTH dest width in bits

parameter

BYTE SWAP swap bytes fed to the DUT

parameter

FILE input file name

parameter

Ports

m_axis_aclk master axis clock

m_axis_arstn master axis negative reset

m_axis_tvalid master axis data valid active high

m_axis_tready master axis, is the input device ready?

m_axis_tdatamaster axis data input.m_axis_tkeepmaster axis byte indicatorm_axis_tlastmaster axis data is last wordm_axis_tusermaster axis user definedm_axis_tdestmaster axis desitination

eof end of input file has been reached.

master_axis_stimulus

```
module master_axis_stimulus #(
parameter
BUS_WIDTH
=
1,
parameter
USER_WIDTH
=
1,
```

```
parameter
DEST_WIDTH
=
1,
parameter
RAND_READY
=
0,
parameter
FILE
=
"out.bin"
) ( input s_axis_aclk, input s_axis_arstn, input s_axis_tvalid, output reg
```

Parameters

BUS_WIDTH bus width in bytes for data bus

parameter

USER_WIDTH user width in bits

parameter

DEST_WIDTH dest width in bits

parameter

RAND READY random ready if set anything other than 0

parameter

FILE output file name

parameter

Ports

s_axis_aclk slave axis clock

s_axis_arstn slave axis negative reset

s_axis_tvalid slave data valid
 s_axis_tready slave ready
 s_axis_tdata slave data
 s_axis_tkeep slave keep

s_axis_tlast slave last word of data

s_axis_tuser slave user port

s_axis_tdest slave destination port

eof end of file will trigger \$finish to end sim