# AXIS\_STIMULATOR



November 25, 2024

Jay Convertino

## **Contents**

1	Usage	2
	1.1 Introduction	
	1.2 Dependencies	
	1.2.1 fusesoc_info Depenecies	2
2	Architecture	2
3	Building	3
	3.1 fusesoc	3
	3.2 Source Files	3
	3.2.1 fusesoc_info File List	3
	3.3 Targets	3
	3.3.1 fusesoc_info Targets	3
	3.4 Directory Guide	4
4	Simulation	5
5	Module Documentation	6
	5.1 axis stimulator modules	7
	5.2 textbench for stimulator	10

## 1 Usage

## 1.1 Introduction

This core contains two modules. A writer, and reader that should be placed on the output, and input of the device under test. This will stream data through till is has read all data. Then once all data has been written AND tlast is set to high the writer module will end the simulation.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

## 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:utility:helper:1.0.0
- dep tb
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim helper
- · dep vpi
  - AFRL:vpi:binary\_file\_io:1.0.0

## 2 Architecture

The project contains two modules master\_axis\_stimulus and slave\_axis\_stimulus. The master\_axis\_stimulus is used to take input data from the slave axis interface (input) and write it to a file. Essentially it goes DUT\_MASTER to MASTER\_AXIS\_STIMULUS. slave\_axis\_stimulus is used to read a file and push that data to the master axis interface (output). Essentially it goes SLAVE AXIS\_STIMULUS to DUT\_SLAVE.

This core uses a custom library for reading and writing files called vpi\_binary\_file\_io. This library provides multithreaded file reads using a ring buffer between processes. The core will also puncture data according to its bit type. X/Z values are tossed if they are contained in a byte.

• tm\_stim\_axis Contains two modules master\_axis\_stimulus, slave\_axis\_stimulus.

Please see 5 for more information per target.

## 3 Building

The all AXIS stimulator modules are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

## 3.2 Source Files

## 3.2.1 fusesoc\_info File List

- src
  - src/tm\_stim\_axis.v
- tb
  - 'tb/tb axis.v': 'file type': 'verilogSource'

## 3.3 Targets

## 3.3.1 fusesoc\_info Targets

default

Info: Default file set.

sim

Info: Default icarus sim.

sim\_rand\_data

Info: Use random data as a input.

• sim\_rand\_ready\_rand\_data

Info: Use random data as a input, with random ready.

• sim\_8bit\_count\_data

Info: Use counter data as a input.

• sim\_rand\_ready\_8bit\_count\_data

Info: Use counter data as a input, with random ready.

## 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. docs Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for axis\_stimulator.
- 3. **tb** Contains test bench files.

## 4 Simulation

There is no simulation at the moment. Maybe a future addition?

## **5 Module Documentation**

There project has multiple modules. The targets are the top system wrappers.

- tm\_stim\_axis
- tb\_axis

The next sections document the module in great detail.

## tm\_stim\_axis.v

#### **AUTHORS**

## **JAY CONVERTINO**

## **DATES**

#### 2022/10/24

## **INFORMATION**

## **Brief**

All modules for AXIS test bench top are here. There will be loop of tests the axis core must pass. In these tests is where the end user must alter the checks if the input does not equal the output. As these were designed with a FIFO in mind.

## **License MIT**

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## slave\_axis\_stimulus

```
module slave_axis_stimulus #(
parameter
BUS_WIDTH
=
1,
parameter
USER_WIDTH
=
1,
```

```
parameter
DEST_WIDTH
=
1,
parameter
BYTE_SWAP
=
0,
parameter
FILE
=
"test.bin"
) ( input m_axis_aclk, input m_axis_arstn, output reg m_axis_tvalid, input
```

Simulator core to read file data, and output it over master axis dut.

#### **Parameters**

**BUS\_WIDTH** bus width in bytes for data bus

parameter

**USER\_WIDTH** user width in bits

parameter

**DEST\_WIDTH** dest width in bits

parameter

**BYTE\_SWAP** swap bytes fed to the DUT

parameter

**FILE** input file name

parameter

#### **Ports**

m\_axis\_aclk master axis clock

m\_axis\_arstn master axis negative reset

m\_axis\_tvalid master axis data valid active high

**m\_axis\_tready** master axis, is the input device ready?

m\_axis\_tdatamaster axis data input.m\_axis\_tkeepmaster axis byte indicatorm\_axis\_tlastmaster axis data is last wordm\_axis\_tusermaster axis user definedm\_axis\_tdestmaster axis desitination

**eof** end of input file has been reached.

## master\_axis\_stimulus

```
module master_axis_stimulus #(
parameter
BUS_WIDTH
=
1,
parameter
USER_WIDTH
=
1,
```

```
parameter
DEST_WIDTH
=
1,
parameter
RAND_READY
=
0,
parameter
FILE
=
"out.bin"
) ( input s_axis_aclk, input s_axis_arstn, input s_axis_tvalid, output reg
```

Simulator core to write file data, from input over slave axis dut. This module will keep a constant ready to the dut.

#### **Parameters**

**BUS\_WIDTH** bus width in bytes for data bus

parameter

**USER\_WIDTH** user width in bits

parameter

**DEST\_WIDTH** dest width in bits

parameter

**RAND READY** random ready if set anything other than 0

parameter

**FILE** output file name

parameter

## **Ports**

s\_axis\_aclk slave axis clock

**s\_axis\_arstn** slave axis negative reset

s\_axis\_tvalid
 s\_axis\_tready
 s\_axis\_tdata
 s\_axis\_tkeep
 slave data
 slave keep

**s\_axis\_tlast** slave last word of data

**s\_axis\_tuser** slave user port

**s\_axis\_tdest** slave destination port

**eof** end of file will trigger \$finish to end sim

## tb axis.v

## **AUTHORS**

## **JAY CONVERTINO**

## **DATES**

## 2022/10/24

## **INFORMATION**

## **Brief**

Generic AXIS test bench top with verification.

## **License MIT**

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## tb\_axis

```
module tb_axis #(
parameter
OUT_FILE_NAME
=
in.bin,
parameter
IN_FILE_NAME
=
out.bin,
parameter
RAND_READY
```

```
=
0
)
```

Generic AXIS test bench top with verification.

#### **Parameters**

**OUT\_FILE\_NAME** Name of the output file to write.

parameter

**IN\_FILE\_NAME** Name of the input file to read from.

parameter

Randomize the Ready signal from the writer (master\_axis\_stim) core.

parameter

RAND\_READY

## **INSTANTIANTED MODULES**

## clk\_stim

```
clk_stimulus #(
    CLOCKS(1),
    CLOCK_BASE(1000000),
    CLOCK_INC(1000),
    RESETS(1),
    RESET_BASE(2000),
    RESET_INC(100)
) clk_stim ( .clkv(tb_stim_clk), .rstnv(tb_stim_rstn), .rstv() )
```

Generate a clock for the modules.

## slave\_axis\_stim

```
slave_axis_stimulus #(

BUS_WIDTH(BUS_WIDTH),

USER_WIDTH(USER_WIDTH),

DEST_WIDTH(DEST_WIDTH),

FILE(IN_FILE_NAME)
) slave_axis_stim ( .m_axis_aclk(tb_stim_clk), .m_axis_arstn(tb_stim_rstn),
```

Read a file and output to a SLAVE AXIS interface from the master.

## master\_axis\_stim

Write a file from the input from a MASTER AXIS interface to the slave.