# AXIS\_TINY\_FIFO



May 21, 2025

Jay Convertino

# **Contents**

1	Usa	
	1.1	Introduction
	1.2	Dependencies
		1.2.1 fusesoc_info Depenecies 2
	1.3	In a Project
2	Arc	nitecture 2
3	Bui	ding 3
	3.1	fusesoc
	3.2	Source Files
		3.2.1 fusesoc_info File List
	3.3	Targets
		3.3.1 fusesoc_info Targets 4
	3.4	Directory Guide
4		ulation 5
	4.1	iverilog
	4.2	cocotb
5	Cod	e Documentation 6
	5.1	axis_tiny_fifo
	5.2	tb_axis
	5.3	tb_cocotb verilog
	5.4	tb cocotb python

# 1 Usage

#### 1.1 Introduction

Pipeline method axis fifo. This fifo uses a pipeline to create a fifo. Meaning it has a latency the size of the depth. If the output receiving core is not ready the core will build up data till it is full. All data will have a latency of the depth.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- · cocotb (simulation)

#### 1.2.1 fusesoc info Depenecies

- dep
  - AFRL:utility:helper:1.0.0
- · dep\_tb
  - AFRL:simulation:axis stimulator
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

# 1.3 In a Project

Simply use this core between a sink and source AXIS devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

# 2 Architecture

The only module is the axis\_tiny\_fifo module. It is listed below.

axis\_tiny\_fifo Implement an algorithm to convert BUS data interfaces in even multiples (see core for documentation).

The always process is the logic behind the tiny fifo.

- 1. When out of reset, input new data if the output is ready and the valid buffer contains a 0 in the valid buffer. Otherwise assert current data.
- 2. Unrolled for loop that performs the following operations.
  - (a) NAND all valids lower then current register. This results in all data being shifted below and including that index.
  - (b) if any have 0 for valid (no data) shift. Also shift if ready, since destination is ready to take data anyways.

Please see 5 for more information.

# 3 Building

The AXIS tiny FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by the lint target using verible.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

## 3.2 Source Files

#### 3.2.1 fusesoc\_info File List

- src
  - 'src/axis tiny fifo.v': 'file type': 'verilogSource'
- tb
  - 'tb/tb axis.v': 'file type': 'verilogSource'
- tb cocotb
  - 'tb/tb\_cocotb.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb cocotb.v': 'file type': 'verilogSource'

# 3.3 Targets

# 3.3.1 fusesoc\_info Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

sim

Info: Constant data value with file check.

· sim rand data

Info: Feed random data input with file check

• sim rand ready rand data

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

· sim 8bit count data

Info: Feed a counter data as input, perform file check.

• sim\_rand\_ready\_8bit\_count\_data

Info: Feed a counter data a input, and randomize the read ready on the output. Perform output file check.

• sim cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb

# 4 Simulation

There are a few different simulations that can be run for this core. All currently use iVerilog (icarus) to run. The first is iverilog, which uses verilog only for the simulations. The other is cocotb. This does a unit test approach to the testing and gives a list of tests that pass or fail.

# 4.1 iverilog

All simulation targets that do NOT have cocotb in the name use a verilog test bench with verilog stimulus components. These all read in a file and then write a file that has been processed by the FIFO. Then the input and output file are compared with a MD5 sum to check that they match. If they do not match then the test has failed. All of these tests provide fst output files for viewing the waveform in the there target build folder.

## 4.2 cocotb

To use the cocotb tests you must install the following python libraries.

```
$ pip install cocotb
$ pip install cocotbext-axi
```

Then you must use the cocotb sim target. In this case it is sim\_cocotb. This target can be run with various bus and fifo parameters.

```
$ fusesoc run —target sim_cocotb AFRL:buffer:

\hookrightarrow axis_tiny_fifo:1.0.0 —BUS_WIDTH=8 —FIFO_DEPTH

\hookrightarrow =32
```

The following is an example command to run through various parameters without typing them one by one.

# **5 Code Documentation**

Natural docs is used to generate documentation for this project. The next lists the following sections.

- axis\_tiny\_fifo AXIS tiny fifo will buffer data from input to output.
- **tb\_axis** Verilog test bench.
- **tb\_cocotb verilog** Verilog test bench base for cocotb.
- tb\_cocotb python cocotb unit test functions.

# axis\_tiny\_fifo.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2021/06/04

#### **INFORMATION**

#### **Brief**

AXIS TINY FIFO, uses combinatorial logic to provide back pressure.

#### License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axis\_tiny\_fifo

```
module axis_tiny_fifo #(
parameter
FIFO_DEPTH
=
4,
parameter
BUS_WIDTH
=
8
) ( input aclk, input arstn, output [(BUS_WIDTH*8)-1:0] m_axis_tdata, output
```

AXIS fifo that uses a shift register to buffer data. This Adds latency to the design in the amount of the FIFO\_DEPTH. Though if the destination isn't ready it will build up data to that FIFO\_DEPTH and overwrite any

non-valid data inserted.

#### **Parameters**

**FIFO\_DEPTH** Number of transactions to buffer.

**BUS\_WIDTH** Width of the input/output bus in bytes.

parameter

#### **Ports**

aclk Clock for AXIS

arstn Negative reset for AXIS

m\_axis\_tvalid When active high the output data is valid

m\_axis\_tready When set active high the output device is ready for data.

s\_axis\_tdata Input data

s\_axis\_tvalid When set active high the input data is valid
 s\_axis\_tlast Is this the last word in the stream (active high).
 s\_axis\_tready When active high the device is ready for input data.

#### **VARIABLES**

# s\_axis\_tready

```
assign s_axis_tready = (
    reg_valid_buffer ||
    m_axis_tready
    ) & arstn
```

If any valid is 0, we are ready for data

#### m\_axis\_tdata

```
assign m_axis_tdata = reg_data_buffer[0]
```

assign output data as soon as its ready

#### m\_axis\_tvalid

```
assign m_axis_tvalid = reg_valid_buffer[0]
```

assign output data as soon as its ready

## m\_axis\_tlast

```
assign m_axis_tlast = reg_last_buffer[0]
```

assign output data as soon as its ready

# tb axis.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2024/12/09

## **INFORMATION**

#### **Brief**

Test bench for axis\_tiny\_fifo using axis stim and clock stim.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb\_axis

```
module tb_axis #(
parameter
IN_FILE_NAME
=
in.bin,
parameter
OUT_FILE_NAME
=
out.bin,
parameter
RAND_READY
=
0,
parameter
```

```
FIFO_DEPTH
=
8
)
```

Test bench for axis\_tiny\_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

#### **Parameters**

IN\_FILE\_NAME
parameter

OUT\_FILE\_NAME
parameter

File name for input.

File name for output.

O = no random ready. 1 = randomize ready.

PIFO\_DEPTH

Number of transactions to buffer.

## **INSTANTIATED MODULES**

## clk\_stim

Generate a 50/50 duty cycle set of clocks and reset.

## slave\_axis\_stim

```
slave_axis_stimulus #(

BUS_WIDTH(BUS_WIDTH),

USER_WIDTH(USER_WIDTH),

DEST_WIDTH(DEST_WIDTH),

FILE(IN_FILE_NAME)
) slave_axis_stim ( .m_axis_aclk(tb_stim_clk), .m_axis_arstn(tb_stim_rstn),
```

Device under test SLAVE stimulus module.

## dut

```
axis_tiny_fifo #(

FIFO_DEPTH(FIFO_DEPTH),

BUS_WIDTH(BUS_WIDTH)
) dut ( .aclk(tb_stim_clk), .arstn(tb_stim_rstn), .s_axis_tvalid(tb_stim_va_
```

Device under test, axis\_tiny\_fifo

# master\_axis\_stim

Devie under test MASTER stimulus module.

# tb coctb.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2024/12/09

#### **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb cocotb

```
module tb_cocotb #(
parameter
FIFO_DEPTH
=
4,
parameter
BUS_WIDTH
=
8
) ( input aclk, input arstn, output [(BUS_WIDTH*8)-1:0] m_axis_tdata, output
```

Test bench for axis\_tiny\_fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

#### **Parameters**

**FIFO\_DEPTH** Number of transactions to buffer.

parameter

**BUS\_WIDTH** Number of bytes for tdata width.

parameter

#### **Ports**

aclk Clock for AXIS

arstn Negative reset for AXIS

m\_axis\_tdata Output data

m\_axis\_tvalid When active high the output data is valid

m\_axis\_tlast Indicates last word in stream.

m\_axis\_tready When set active high the output device is ready for data.

s\_axis\_tdata Input data

s\_axis\_tvalid
 s\_axis\_tlast
 s\_axis\_tready
 When set active high the input data is valid
 Is this the last word in the stream (active high).
 When active high the device is ready for input data.

# **INSTANTIATED MODULES**

## dut

Device under test, axis\_tiny\_fifo

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2024/12/09
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2024 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

## reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

# single\_word

```
@cocotb.test()
async def single_word(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

#### **Parameters**

dut Device under test passed from cocotb.

# full\_empty

```
@cocotb.test()
async def full_empty(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing till the fifo is full, Then reading from the full FIFO.

#### **Parameters**

dut Device under test passed from cocotb.

# random\_ready

```
@cocotb.test()
async def random_ready(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for randomized ready from the sink.

#### **Parameters**

dut Device under test passed from cocotb.

# in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

**dut** Device under test passed from cocotb.