# tb coctb.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

## 2025/01/23

## **INFORMATION**

## **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## tb\_cocotb

```
module tb_cocotb #(
parameter
PARITY_ENA
=
0,
parameter
PARITY_TYPE
=
0,
parameter
STOP_BITS
=
1,
parameter
```

```
DATA_BITS

=
8,
parameter
DELAY

=
0,
parameter
BUS_WIDTH
=
1
) ( input aclk, input arstn, output parity_err, output frame_err, output [BL
```

Test bench for axis uart rx.

#### **Parameters**

PARITY\_ENA Enable Parity for the data in and out.

parameter

**PARITY\_TYPE** Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

parameter

**STOP\_BITS** Number of stop bits, 0 to crazy non-standard amounts.

parameter

**DATA\_BITS** Number of data bits, 1 to crazy non-standard amounts.

parameter

**DELAY** Delay in rx data input.

paramete

BUS\_WIDTH BUS\_WIDTH for axis bus in bytes.

parameter

#### **Ports**

aclk Clock for AXIS

arstn Negative reset for AXIS

parity\_err Indicates error with parity check (active high)
frame\_err Indicates error with frame (active high)

m\_axis\_tdata Output data from UART RX

 $\label{eq:m_axis_tvalid} \textbf{When active high the output data is valid}$ 

 $\label{eq:m_axis_tready} \textbf{ When set active high the output device is ready for data.}$ 

uart\_clk Clock used for BAUD rate generation

uart\_rstn Negative reset for UART, for anything clocked on uart\_clk

uart\_ena Enable UART data processing from RX.

uart\_hold Output to hold back clock in reset state till uart is in receive state.

rxd receive for UART (input from TX)

## **INSTANTIATED MODULES**

## dut

```
axis_uart_rx #(
.
PARITY_ENA(PARITY_ENA),
.
```

```
PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

DELAY(DELAY),

BUS_WIDTH(BUS_WIDTH)

) dut ( .aclk(aclk), .arstn(arstn), .parity_err(parity_err), .frame_err(frame)
```

Device under test,  $axis\_uart\_rx$