# axis uart.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2021/06/24

### **INFORMATION**

### **Brief**

Core for interfacing with simple UART communications. Output is always the size of DATA\_BITS.

#### License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### axis uart

```
module axis_uart #(
parameter
BAUD_CLOCK_SPEED
=
2000000,
parameter
BAUD_RATE
=
2000000,
parameter
PARITY_ENA
=
0,
parameter
```

```
PARITY_TYPE
parameter
STOP_BITS
parameter
DATA_BITS
8,
parameter
RX_DELAY
Θ,
parameter
RX_BAUD_DELAY
parameter
TX_DELAY
Θ.
parameter
TX_BAUD_DELAY
) ( input aclk, input arstn, output parity_err, output frame_err, input [DAT
```

AXIS UART, simple UART with AXI Streaming interface.

#### **Parameters**

BAUD\_CLOCK\_SPEED This is the aclk frequency in Hz

parameter

**BAUD\_RATE** Serial Baud, this can be any value including non-standard.

parameter

PARITY\_ENA Enable Parity for the data in and out.

parameter

**PARITY\_TYPE** Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

parameter

**STOP\_BITS** Number of stop bits, 0 to crazy non-standard amounts.

parameter

**DATA\_BITS** Number of data bits, 1 to crazy non-standard amounts.

parameter

**RX\_DELAY** Delay in rx data input.

parameter

parameter

RX\_BAUD\_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is

midpoint when rx delay is 0).

**TX\_DELAY** Delay in tx data output. Delays the time to output of the data.

parameter

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

aclk Clock for AXIS

arstn Negative reset for AXIS

parity\_err Indicates error with parity check (active high)

frame\_err Indicates error with frame (active high)

s\_axis\_tdata Input data for UART TX.

s\_axis\_tvalid When set active high the input data is valids\_axis\_tready When active high the device is ready for input data.

m\_axis\_tdata Output data from UART RX

m\_axis\_tvalid When active high the output data is valid

m\_axis\_tready When set active high the output device is ready for data.

uart\_clk Clock used for BAUD rate generation

tx transmit for UART (output to RX)
rx receive for UART (input from TX)
rts request to send is a loop with CTS
cts clear to send is a loop with RTS

## **INSTANTIATED MODULES**

## uart\_baud\_gen\_tx

```
mod_clock_ena_gen #(
    CLOCK_SPEED(BAUD_CLOCK_SPEED),
    DELAY(TX_BAUD_DELAY)
    uart_baud_gen_tx ( .clk(uart_clk), .rstn(uart_rstn), .start0(1'b1), .clr(1)
```

Generates TX BAUD rate for UART modules using modulo divide method.

### uart\_baud\_gen\_rx

Generates RX BAUD rate for UART modules using modulo divide method.

## uart\_tx

```
axis_uart_tx #(

PARITY_ENA(PARITY_ENA),

PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

.
```

```
DELAY(TX_DELAY)
) uart_tx ( .aclk(aclk), .arstn(arstn), .s_axis_tdata(s_axis_tdata), .s_axis
```

Produces transmit data for tx UART from AXIS.

# uart\_rx

Consumes receive data for rx UART to AXIS.