# tb cocotb wishbone standard.v

### **AUTHORS**

### JAY CONVERTINO

#### **DATES**

### 2025/04/01

### **INFORMATION**

## **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

Wishbone Stanard based 1553 communications device.

#### **Parameters**

ADDRESS\_WIDTH Width of the address bus in bits, max 32 bit.

parameter

BUS\_WIDTH Width of the data bus in bytes.

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE\_RATE parameter

aclk. This is in Hz.  $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$  where the sample is taken from

the input.

INVERT\_DATA Invert all 1553 bits coming in and out.

parameter

Adjust where in the array of samples to select a bit. SAMPLE\_SELECT

### **Ports**

clk Clock for all devices in the core

Positive reset rst

s\_wb\_cyc Bus Cycle in process s\_wb\_stb Valid data transfer cycle s\_wb\_we Active High write, low read

s\_wb\_addr Bus address s\_wb\_data\_i Input data s\_wb\_sel Device Select

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present i\_diff Input differential signal for 1553 bus o\_diff Output differential signal for 1553 bus

Enable output of differential signal (for signal switching on 1553 module) en\_o\_diff

irq Interrupt when data is received

# **INSTANTIATED MODULES**

# dut

```
wishbone_standard_1553 #(
    ADDRESS_WIDTH(ADDRESS_WIDTH),
    BUS_WIDTH(BUS_WIDTH),
    CLOCK_SPEED(CLOCK_SPEED),
    SAMPLE_RATE(SAMPLE_RATE),
    BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
    INVERT_DATA(INVERT_DATA),
    SAMPLE_SELECT(SAMPLE_SELECT)
    dut ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_wb_stb(s_wb_stb), .s_v
```

Device under test, wishbone\_standard\_1553