wishbone_classic_1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

wishbone classic to uP core for 1553 comms.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

wishbone classic 1553

```
module wishbone_classic_1553 #(
parameter
ADDRESS_WIDTH
= 32,
parameter
BUS_WIDTH
= 4,
parameter
CLOCK_SPEED
```

```
100000000,
         parameter
       SAMPLE_RATE
         2000000,
         parameter
         BIT_SLICE_OFFSET
         parameter
         INVERT_DATA
         parameter
       SAMPLE_SELECT
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_we, input s_wb_stb, input s_wb_we, input s_wb_we, input s_wb_stb, input s_wb_we, in
```

Wishbone Calssic based 1553 communications device.

Parameters

ADDRESS WIDTH Width of the address bus in bits

BUS_WIDTH Width of the data bus in bytes.

parameter

CLOCK SPEED This is the aclk frequency in Hz

parameter

SAMPLE RATE Rate of in which to sample the 1553 bus. Must be 2 MHz or more and parameter

less than aclk. This is in Hz. BIT_SLICE_OFFSET- Adjust where the

sample is taken from the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

parameter

Ports

clk Clock for all devices in the core

Positive reset rst

Bus Cycle in process s_wb_cyc Valid data transfer cycle s_wb_stb s_wb_we Active High write, low read

s_wb_addr Bus address s_wb_data_i Input data s_wb_sel **Device Select**

s_wb_bte **Burst Type Extension**

s_wb_cti Cycle Type

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

Active high when a bus error is present s_wb_err

i_diffInput differential signal for 1553 buso_diffOutput differential signal for 1553 bus

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

up wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_wishbone_classic

```
up_wishbone_classic #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH)
) inst_up_wishbone_classic ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_v
```

Module instance of up_wishbone_classic for the Wishbone Classic bus to the uP bus.

inst_up_1553

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) inst_up_1553 ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_ra
```

Module instance of up_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.