tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE

=
2000000,
parameter
BIT_SLICE_OFFSET

=
0,
parameter
INVERT_DATA

=
0,
parameter
SAMPLE_SELECT

=
0
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WII]
```

uP 1553 testbench

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

SAMPLE_RATE Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than

parameter aclk. This is in Hz. BIT_SLICE_OFFSET- Adjust where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

parameter

Ports

clk Clock for all devices in the core

rstn Negative reset

up_rreq uP bus read request up_rack uP bus read ack uP bus read address up_raddr uP bus read data up_rdata up_wreq uP bus write request up_wack uP bus write ack up_waddr uP bus write address up_wdata uP bus write data

i_diffInput differential signal for 1553 buso_diffOutput differential signal for 1553 bus

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

INSTANTIATED MODULES

dut

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) dut ( .clk(clk), .rstn(rstn), .up_rreq(up_rreq), .up_rack(up_rack), .up_rack
```

Device under test, up_1553