tb_cocotb_up.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000
)
```

```
(
input
clk,
input
rstn,
input
up_rreq,
output
up_rack,
input
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up\_raddr,
output
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
up_wreq,
output
up_wack,
input
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
 [(BUS_WIDTH*8)-1:0]
up_wdata,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

uP 1553 testbench

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

input

Ports

clk Clock for all devices in the core

Negative reset rstn input

uP bus read request up_rreq

uP bus read ack up_rack

uP bus read address up_raddr input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]

up_rdata uP bus read data output [(BUS_WIDTH* 8)- 1:8]

```
up_wreq
                                                uP bus write request
input [(BUS_WIDTH* 8)- 1:0]
                                                uP bus write ack
up_wack
output [(BUS_WIDTH* 8)- 1:0]
                                                uP bus write address
up_waddr
input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]
up_wdata
input [(BUS_WIDTH* 8)- 1:0]
                                                uP bus write data
                                                 Input differential signal for 1553 bus
rx_diff
input [1:0]
                                                 Output differential signal for 1553 bus
tx_diff
output [1:0]
tx_active
                                                 Enable output of differential signal (for signal switching
output [1:0]
                                                 on 1553 module)
irq
                                                 Interrupt when data is received
output [1:0]
```

INSTANTIATED MODULES

dut

Device under test, up_1553