# tb cocotb axi lite.v

## **AUTHORS**

## JAY CONVERTINO

## **DATES**

## 2025/04/01

# **INFORMATION**

## **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
1000000000
)
```

```
(
input
aclk,
input
arstn,
input
s_axi_awvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
 [ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
 [BUS_WIDTH*8-1:0]
s_axi_wdata,
input
[ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
 [ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
[ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
[BUS_WIDTH*8-1:0]
s_axi_rdata,
output
 [ 1:0]
s_axi_rresp,
input
s_axi_rready,
input
[1:0]
rx_diff,
output
 [1:0]
tx_diff,
output
tx_active,
output
irq
```

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus, max 32 bit.

parameter

**BUS\_WIDTH** Width in bytes of the data bus.

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

#### Ports

aclk Clock for all devices in the core

arstn Negative reset

input

s\_axi\_awvalid Axi Lite aw valid

input

s\_axi\_awaddr Axi Lite aw addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_awprot Axi Lite aw prot

input [2:0]

s\_axi\_awready Axi Lite aw ready

output [2:0]

s\_axi\_wvalid Axi Lite w valid

input [2:0]

s\_axi\_wdata Axi Lite w data

input [BUS\_WIDTH\* 8- 1:0]

s\_axi\_wstrb Axi Lite w strb

input [3:0]

s\_axi\_wready Axi Lite w ready

output [3:0]

s\_axi\_bvalid Axi Lite b valid

output [3:0]

s\_axi\_bresp Axi Lite b resp

output [1:0]

s\_axi\_bready Axi Lite b ready

input [1:0]

s\_axi\_arvalid Axi Lite ar valid

input [1:0]

s\_axi\_araddr Axi Lite ar addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_arprot Axi Lite ar prot

input [2:0]

s\_axi\_arready Axi Lite ar ready output [2:0]

output [2:0]

s\_axi\_rvalid Axi Lite r valid

output [2:0]

s\_axi\_rdata Axi Lite r data

output [BUS\_WIDTH\* 8- 1:0]

s\_axi\_rresp Axi Lite r resp

output [1:0]

s\_axi\_rready Axi Lite r ready

input [1:0]

rx\_diff Input differential signal for 1553 bus

input [1:0]

tx\_diff
output [1:0]

tx\_active
output [1:0]

irq
output [1:0]

Interrupt when data is received

# **INSTANTIATED MODULES**

# dut

Device under test, axi\_lite\_1553