# tb\_cocotb\_wishbone\_standard.v

### **AUTHORS**

#### **JAY CONVERTINO**

### **DATES**

### 2025/04/01

### **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000
)
```

```
(
input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
 [BUS_WIDTH*8-1:0]
s_wb_data_i,
input
 [BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
input
 [1:0]
rx_diff,
output
 [1:0]
tx_diff,
output
tx_active,
output
irq
```

Wishbone Stanard based 1553 communications device.

### **Parameters**

ADDRESS\_WIDTH Width of the address bus in bits, max 32 bit.

parameter

Width of the data bus in bytes. **BUS\_WIDTH** 

CLOCK\_SPEED This is the aclk frequency in Hz

#### **Ports**

Clock for all devices in the core clk input

rst

Positive reset

input

s\_wb\_cyc Bus Cycle in process

input

s\_wb\_stb Valid data transfer cycle

input

s\_wb\_we Active High write, low read

input

s\_wb\_addr Bus address input [ADDRESS\_WIDTH- 1:0] s\_wb\_data\_i Input data input [BUS\_WIDTH\* 8- 1:0] s\_wb\_sel Device Select input [BUS\_WIDTH- 1:0] s\_wb\_ack Bus transaction terminated output [BUS\_WIDTH- 1:0] s\_wb\_data\_o Output data output [BUS\_WIDTH\* 8- 1:0] s\_wb\_err Active high when a bus error is present output [BUS\_WIDTH\* 8- 1:0] rx\_diff Input differential signal for 1553 bus input [1:0] tx\_diff Output differential signal for 1553 bus output [1:0] tx\_active Enable output of differential signal (for signal switching on 1553 module) output [1:0] Interrupt when data is received irq output [1:0]

## **INSTANTIATED MODULES**

### dut

Device under test, wishbone\_standard\_1553