# BUS\_1553



June 27, 2025

Jay Convertino

# **Contents**

1	Usa		
		Introduction	
	1.2	Dependencies	
		1.2.1 axi_lite_1553 Dependencies	
		1.2.2 wishbone_standard_1553 Depender 2 2 1.2.3 up 1553 Depender 2 2	
	1 7	'- '	
	1.3	In a Project	5
2	Arc	hitecture 3	}
3	Bui	lding 3	
		fusesoc	
	3.2	Source Files	-
		3.2.1 axi_lite_1553 File List 4	-
		3.2.2 wishbone_standard_1553 File List 4	-
		3.2.3 up_1553 File List	-
	3.3	Targets	-
		3.3.1 axi_lite_1553 Targets 4	
		3.3.2 wishbone_standard_1553 Targets 5	
		3.3.3 up_1553 Targets	
	3.4	Directory Guide	)
4		ulation 6	j
	4.1	cocotb	)
5		dule Documentation 7	
	5.1	axi_lite_1553	
	5.2	wishbone_standard_1553	
	5.3	up_1553	
		5.3.1 Registers	
		tb_cocotb_wishbone_standard python	
		tb_cocotb_wishbone_standard verilog	
	5.6	tb_cocotb_axi_lite python	
	5.7	tb_cocotb_axi_lite verilog	
	5.8	tb_cocotb_up python	
	5.9	tb_cocotb_up verilog	3

# 1 Usage

## 1.1 Introduction

BUS1553 is a core for interfacing the PMOD1553 device to a bus of choice. The core will process data to and from the PMOD1553. The data can then be accessed over a BUS, currently AXI lite or Wishbone Standard, and processed as needed. All input and output over the bus goes into FIFOs that is then tied to the demodulation and modulation cores, which then send/recv the differential data to/from the PMOD1553 device. The following is information on how to use the device in an FPGA, software, and in simulation.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

# 1.2.1 axi\_lite\_1553 Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_1553:1.0.0
  - AD:common:up axi:1.0.0

# 1.2.2 wishbone\_standard\_1553 Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_1553:1.0.0
  - AFRL:bus:up wishbone standard:1.0.0

## 1.2.3 up\_1553 Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device\_converter:axis\_1553:1.0.0
  - AFRL:buffer:fifo

# 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS1553 core to that bus. Once this is complete the PMOD pins will need to be routed so they match the PMOD1553 device. Please see the schematic of the PMOD1553 for electrical connection details. All I/O's are 3.3volt.

# 2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- axis\_1553 Encodes and decodeds data from the TX/RX FIFO and sends/recvs it to the PMOD1553 (see core for documentation).
- **fifo** Used for RX and TX FIFO instances. Set to 16 words buffer max (see core for documentation).
- up\_axi An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_standard** A wishbone standard to uP converter core (see core for documentation).
- up\_1553 Takes uP bus and coverts it to interface with the RX/TX FIFOs and the encoder/decoder (see module documentation for information 5).

For register documentation please see up 1553 in 5

# 3 Building

The BUS1553 is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by verible using the lint target.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer

needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

# 3.2 Source Files

# 3.2.1 axi\_lite\_1553 File List

- src
  - src/axi lite 1553.v
- tb\_cocotb
  - 'tb/tb cocotb axi lite.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_axi\_lite.v': 'file\_type': 'verilogSource'

## 3.2.2 wishbone\_standard\_1553 File List

- src
  - src/wishbone\_standard\_1553.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_wishbone\_standard.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_wishbone\_standard.v': 'file\_type': 'verilogSource'

# 3.2.3 up\_1553 File List

- src
  - src/up\_1553.v
- tb cocotb
  - 'tb/tb cocotb up.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_up.v': 'file\_type': 'verilogSource'

# 3.3 Targets

# 3.3.1 axi\_lite\_1553 Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

• sim\_cocotb

Info: Cocotb unit tests

# 3.3.2 wishbone\_standard\_1553 Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

· sim\_cocotb

Info: Cocotb unit tests

## 3.3.3 up\_1553 Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

· sim\_cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - manual Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

# 4 Simulation

There are a few different simulations that can be run for this core.

# 4.1 cocotb

Cocotb is the only method for simulating the various interations of the bus\_1553 core. At the moment there is a axi\_lite, wishbone\_standard, and uP based versions. This is currently set to use icarus as the sim tool for cocotb.

To run the wishbone sim use the command below.

fusesoc run — target sim\_cocotb AFRL:device:wishbone\_standard\_1553:1.0.0

To run the axi\_lite sim use the command below.

fusesoc run — target sim\_cocotb AFRL:device:axi\_lite\_1553:1.0.0

To run the uP sim use the command below.

fusesoc run — target sim\_cocotb AFRL:device:up\_1553:1.0.0

# 5 Module Documentation

up\_1553 is the module that integrates the AXI streaming 1553 encoder/decoder. This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS1553 can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

axi\_lite\_1553 module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

wishbone\_standard\_1553 module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined.

The next sections document these modules in great detail. up\_1553 contains the register map explained, and what the various bits do.

# axi lite 1553.v

#### **AUTHORS**

#### JAY CONVERTINO

## **DATES**

## 2024/10/17

# **INFORMATION**

#### **Brief**

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axi\_lite\_1553

```
module axi_lite_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
1000000000
)
```

```
(
input
aclk,
input
arstn,
input
s_axi_awvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
 [ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
 [BUS_WIDTH*8-1:0]
s_axi_wdata,
input
[ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
[ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
[ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
 [BUS_WIDTH*8-1:0]
s_axi_rdata,
output
 [ 1:0]
s_axi_rresp,
input
s_axi_rready,
input
 [1:0]
rx_diff,
output
 [1:0]
tx_diff,
output
tx_active,
output
irq
```

AXI Lite based 1553 communications device.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS\_WIDTH Width in bytes of the data bus.

CLOCK\_SPEED This is the aclk frequency in Hz

#### **Ports**

Clock for all devices in the core aclk

input

Negative reset arstn

input

s\_axi\_awvalid Axi Lite aw valid

input

Axi Lite aw addr s\_axi\_awaddr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_awprot Axi Lite aw prot

input [2:0]

Axi Lite aw ready s\_axi\_awready

output [2:0]

s\_axi\_wvalid Axi Lite w valid

input [2:0]

s\_axi\_wdata Axi Lite w data

input [BUS\_WIDTH\* 8- 1:0]

s\_axi\_wstrb Axi Lite w strb

input [3:0]

s\_axi\_wready Axi Lite w ready

output [3:0]

s\_axi\_bvalid Axi Lite b valid output [3:0]

s\_axi\_bresp

Axi Lite b resp

output [1:0]

s\_axi\_bready Axi Lite b ready

input [1:0]

s\_axi\_arvalid Axi Lite ar valid

input [1:0]

s\_axi\_araddr Axi Lite ar addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_arprot Axi Lite ar prot

input [2:0]

s\_axi\_arready Axi Lite ar ready

output [2:0]

s\_axi\_rvalid Axi Lite r valid

output [2:8]

s axi rdata Axi Lite r data

output [BUS\_WIDTH\* 8- 1:0]

s\_axi\_rresp Axi Lite r resp

output [1:0] s\_axi\_rready Axi Lite r ready

input [1:0]

rx\_diff Input differential signal for 1553 bus

input [1:0]

```
tx_diff
output [1:0]

tx_active
output [1:0]

irq
output [1:0]

Interrupt when data is received
```

# up\_rreq

```
wire up_rreq
```

uP read bus request

# up\_rack

```
wire up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

# up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

# up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

# **INSTANTIANTED MODULES**

# inst\_up\_axi

Module instance of up\_axi for the AXI Lite bus to the uP bus.

# inst\_up\_1553

Module instance of up\_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.

# wishbone\_classic\_1553.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2024/10/17

# **INFORMATION**

#### **Brief**

wishbone classic to uP core for 1553 comms.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### wishbone standard 1553

```
module wishbone_standard_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000
)
```

```
(
input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
[BUS_WIDTH*8-1:0]
s_wb_data_i,
input
[BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

Wishbone Stanard based 1553 communications device.

#### **Parameters**

**ADDRESS\_WIDTH** Width of the address bus in bits, max 32 bit.

parameter

**BUS\_WIDTH** Width of the data bus in bytes.

arameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

## **Ports**

clk Clock for all devices in the core input

rst Positive reset

s\_wb\_cyc Bus Cycle in process

input

s\_wb\_stb Valid data transfer cycle input

**s\_wb\_we** Active High write, low read

input

input

```
s_wb_addr
                                Bus address
input [ADDRESS_WIDTH- 1:0]
s_wb_data_i
                                Input data
input [BUS_WIDTH* 8- 1:0]
s_wb_sel
                                Device Select
input [BUS_WIDTH- 1:0]
s_wb_ack
                                Bus transaction terminated
output [BUS_WIDTH- 1:0]
s_wb_data_o
                                Output data
output [BUS_WIDTH* 8- 1:0]
                                Active high when a bus error is present
s_wb_err
output [BUS_WIDTH* 8- 1:0]
rx_diff
                                Input differential signal for 1553 bus
input [1:0]
tx_diff
                                Output differential signal for 1553 bus
output [1:0]
                                Enable output of differential signal (for signal switching on 1553 module)
tx_active
output [1:0]
irq
                                Interrupt when data is received
output [1:0]
```

# up\_rreq

```
wire up_rreq
```

uP read bus request

# up\_rack

```
wire up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

# up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

# up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

# **INSTANTIANTED MODULES**

# inst\_up\_wishbone\_standard

Module instance of up\_wishbone\_standard for the Wishbone Classic Standard bus to the uP bus.

# inst\_up\_1553

Module instance of up\_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.

# up\_1553.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2024/10/17

## **INFORMATION**

#### **Brief**

uP Core for interfacing with simple 1553 communications.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## up\_1553

```
module up_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
1000000000
)
```

```
(
input
clk,
input
rstn,
input
up_rreq,
output
up_rack,
input
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
output
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
up_wreq,
output
up_wack,
input
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
 [(BUS_WIDTH*8)-1:0]
up_wdata,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

uP based 1553 communications device.

output [(BUS\_WIDTH\* 8)- 1:8]

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit. parameter

**BUS\_WIDTH** Width of the uP bus data port.

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

#### Ports

clk
input

rstn
input

up\_rreq
input

up\_rack
output

up\_raddr
input [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_rdata

Clock for all devices in the core

```
uP bus write request
up_wreq
input [(BUS_WIDTH* 8) - 1:8]
up_wack
                                                 uP bus write ack
output [(BUS_WIDTH* 8)- 1:0]
up_waddr
                                                 uP bus write address
input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]
                                                 uP bus write data
input [(BUS_WIDTH* 8) - 1:8]
rx_diff
                                                 Input differential signal for 1553 bus
input [1:0]
tx_diff
                                                 Output differential signal for 1553 bus
output [1:0]
tx_active
                                                 Enable output of differential signal as this indicates tx is
output [1:0]
                                                 active (for signal switching on 1553 module)
irq
                                                 Interrupt when data is received
output [1:0]
```

## **DIVISOR**

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

## FIFO\_DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

# DATA\_BITS

```
localparam DATA_BITS = 21
```

Number of bits in RX/TX FIFO that are valid.

# **REGISTER INFORMATION**

Core has 4 registers at the offsets that follow.

RX\_FIFO\_REG h0
TX\_FIFO\_REG h4
STATUS\_REG h8
CONTROL\_REG hC

# RX\_FIFO\_REG

```
localparam RX_FIFO_REG = 4'h0 >> DIVISOR
```

Defines the address offset for RX FIFO

	RX FIFO REGI	STER
31:20	20:16	15:0
UNUSED	STATUS DATA	RECEIVED DATA

Valid bits are from 20:0. Bits 20:16 are status bits information about the data. Bit 15:0 are data.

#### **Status Bits**

{S:1,D:1,TY:3}

- Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS
- **D** Delay Enabled is 1 bit, 1 is there was be a delay of 4 us or more, or 0 no delay.
- S Sync only when 1, normal is 0

# TX FIFO REG

```
localparam TX_FIFO_REG = 4'h4 >> DIVISOR
```

Defines the address offset to write the TX FIFO.

	TX FIFO REGI	STER
31:20	20:16	15:0
UNUSED	STATUS DATA	TRANSMIT DATA

Valid bits are from 20:0. Bits 20:16 are status bits information about the data. Bit 15:0 are data.

#### **Status Bits**

{S:1,D:1,TY:3}

- **TY** Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS
- **D** Delay Enabled is 1 bit, 1 is there must be a delay of 4 us or more, or 0 no delay.
- S Sync only when 1, normal is 0

# STATUS REG

```
localparam STATUS_REG = 4'h8 >> DIVISOR
```

Defines the address offset to read the status bits.

			STATUS R	EGISTER	\			
31:8	7	6	5	4	3	2	1	0
UNUSED	Parity_err	frame_err	rx_hold_en	irq_en	tx_full	tx_empty	rx_full	rx_vali

# **Status Register Bits**

parity\_err 7, When 1 an error in the RX parity check has occured

frame\_err 6, When 1 an error in the RX frame has occured (manchester data 2'b11 or 2'b00).

rx\_hold\_en5, When 1 the RX HOLD is enable by CONTROL\_REGirq\_en4, When 1 the IRQ is enabled by CONTROL\_REG

tx\_full 3, When 1 the tx fifo is full.
tx\_empty 2, When 1 the tx fifo is empty.
rx\_full 1, When 1 the rx fifo is full.

rx\_valid 0, When 1 the rx fifo contains valid data.

# CONTROL\_REG

```
localparam CONTROL_REG = 4'hC
```

Defines the address offset to set the control bits.

CONTROL REGISTER					
31:5	4	3	2	1	0
UNUSED	ENA_INTR_BIT	ENA_RX_HOLD_BIT	UNUSED	RST_RX_BIT	RST_TX_BIT

See Also: ENABLE\_INTR\_BIT, RESET\_RX\_BIT, RESET\_TX\_BIT

# **Control Register Bits**

**ENABLE\_INTR\_BIT** 4, Control Register offset bit for enabling the interrupt.

**ENABLE\_RX\_HOLD\_BIT** 3, Control that RX will hold its clock on non diffs for a moment.

RESET\_RX\_BIT 1, Control Register offset bit for resetting the RX FIFO.

RESET\_TX\_BIT 0, Control Register offset bit for resetting the TX FIFO.

# inst\_axis\_1553

Decode/Encode differential 1553 data stream to AXIS data format.

# inst\_rx\_fifo

Buffer up to 16 items output from the axis\_1553\_encoder.

# inst\_tx\_fifo

Buffer up to 16 items to input to the axis\_1553\_decoder.

# tb\_cocotb\_wishbone\_standard.py **AUTHORS JAY CONVERTINO DATES** 2025/03/04 **INFORMATION Brief** Cocotb test bench License MIT Copyright 2025 Jay Convertino Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. **FUNCTIONS** random\_bool def random\_bool() Return a infinte cycle of random bools Returns: List

start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

# reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

# increment\_test\_cmd\_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_cmd\_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data

#### **Parameters**

dut Device under test passed from cocotb.

# in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# tb cocotb wishbone standard.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2025/04/01

## **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
1000000000
)
```

```
(
input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
[BUS_WIDTH*8-1:0]
s_wb_data_i,
input
[BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

Wishbone Stanard based 1553 communications device.

#### **Parameters**

ADDRESS\_WIDTH Width of the address bus in bits, max 32 bit.

parameter

**BUS\_WIDTH** Width of the data bus in bytes.

arameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

## **Ports**

clk Clock for all devices in the core input

rst Positive reset

s\_wb\_cyc Bus Cycle in process

s\_wb\_cyc input

s\_wb\_stb Valid data transfer cycle

input

**s\_wb\_we** Active High write, low read

input

s\_wb\_addr Bus address input [ADDRESS\_WIDTH- 1:0] Input data s\_wb\_data\_i input [BUS\_WIDTH\* 8- 1:0] Device Select s\_wb\_sel input [BUS\_WIDTH- 1:0] s\_wb\_ack Bus transaction terminated output [BUS\_WIDTH- 1:0] s\_wb\_data\_o Output data output [BUS\_WIDTH\* 8- 1:0] s\_wb\_err Active high when a bus error is present output [BUS\_WIDTH\* 8- 1:0] rx\_diff Input differential signal for 1553 bus input [1:0] tx\_diff Output differential signal for 1553 bus output [1:0] tx\_active Enable output of differential signal (for signal switching on 1553 module) output [1:0] Interrupt when data is received irq output [1:0]

# **INSTANTIATED MODULES**

## dut

Device under test, wishbone\_standard\_1553

tb_cocotb_axi_lite.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino  Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:  The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
random_bool
def random_bool()
Return a infinte cycle of random bools Returns: List
start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

# reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

# increment\_test\_cmd\_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_cmd\_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data

#### **Parameters**

dut Device under test passed from cocotb.

# in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# tb\_cocotb\_axi\_lite.v

#### **AUTHORS**

## **JAY CONVERTINO**

#### **DATES**

#### 2025/04/01

# **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
1000000000
)
```

```
(
input
aclk,
input
arstn,
input
s_axi_awvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
[ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
 .
[BUS_WIDTH*8-1:0]
s_axi_wdata,
input
[ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
 [ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
[ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
 [BUS_WIDTH*8-1:0]
s_axi_rdata,
output
 [ 1:0]
s_axi_rresp,
input
s_axi_rready,
input
 [1:0]
rx_diff,
output
 [1:0]
tx_diff,
output
tx_active,
output
irq
```

AXI Lite slave to AXI Lite 1553 DUT

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS\_WIDTH Width in bytes of the data bus.

arameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

#### **Ports**

aclk Clock for all devices in the core

input

**arstn** Negative reset

input

s\_axi\_awvalid Axi Lite aw valid

input

s\_axi\_awaddr Axi Lite aw addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_awprot Axi Lite aw prot

input [2:0]

s\_axi\_awready Axi Lite aw ready

output [2:0]

s\_axi\_wvalid Axi Lite w valid

input [2:0]

s\_axi\_wdata Axi Lite w data

input [BUS\_WIDTH\* 8- 1:0]

s\_axi\_wstrb Axi Lite w strb

input [3:0]

s\_axi\_wready Axi Lite w ready

output [3:0]

s\_axi\_bvalid Axi Lite b valid

output [3:0]

s\_axi\_bresp Axi Lite b resp

output [1:0]

s\_axi\_bready Axi Lite b ready

input [1:0]

s\_axi\_arvalid Axi Lite ar valid

input [1:0]

s\_axi\_araddr Axi Lite ar addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_arprot Axi Lite ar prot

input [2:0]

s\_axi\_arready Axi Lite ar ready

output [2:0]

s\_axi\_rvalid Axi Lite r valid

output [2:0]

s axi rdata Axi Lite r data

output [BUS\_WIDTH\* 8- 1:0]

s\_axi\_rresp Axi Lite r resp

output [1:0]

s\_axi\_rready Axi Lite r ready

input [1:0]

rx\_diff Input differential signal for 1553 bus

input [1:0]

tx_diff output [1:0]	Output differential signal for 1553 bus
tx_active output [1:0]	Enable output of differential signal (for signal switching on 1553 module)
irq output [1:8]	Interrupt when data is received

# **INSTANTIATED MODULES**

# dut

Device under test, axi\_lite\_1553

tb_cocotb_up.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

# reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

# increment\_test\_cmd\_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_cmd\_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

## **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data ADDRESS MAP FOR uP:

0=0,4=1,8=2,C=3

#### **Parameters**

dut Device under test passed from cocotb.

# increment\_test\_data\_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

#### **Parameters**

dut Device under test passed from cocotb.

# in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

## **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# tb\_cocotb\_up.v

#### **AUTHORS**

## **JAY CONVERTINO**

#### **DATES**

#### 2025/04/01

# **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000
)
```

```
(
input
clk,
input
rstn,
input
up_rreq,
output
up_rack,
input
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
output
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
up_wreq,
output
up_wack,
input
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
 [(BUS_WIDTH*8)-1:0]
up_wdata,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

uP 1553 testbench

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS\_WIDTH Width of the uP bus data port.

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

input

#### Ports

clk Clock for all devices in the core

**rstn** Negative reset

input

up\_rreq uP bus read request

up\_rack uP bus read ack

out out

up\_raddr uP bus read address

input [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_rdata uP bus read data

output [(BUS\_WIDTH\* 8)- 1:0]

```
up_wreq
                                               uP bus write request
input [(BUS_WIDTH* 8)- 1:8]
                                               uP bus write ack
up_wack
output [(BUS_WIDTH* 8)- 1:8]
up_waddr
                                               uP bus write address
input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]
                                               uP bus write data
input [(BUS_WIDTH* 8)- 1:0]
                                                Input differential signal for 1553 bus
rx_diff
input [1:0]
                                                Output differential signal for 1553 bus
tx_diff
output [1:0]
tx_active
                                                Enable output of differential signal (for signal switching
output [1:0]
                                                on 1553 module)
irq
                                                Interrupt when data is received
output [1:0]
```

# **INSTANTIATED MODULES**

## dut

Device under test, up\_1553