# axi lite 1553.v

### **AUTHORS**

### **JAY CONVERTINO**

### **DATES**

#### 2024/10/17

### **INFORMATION**

#### **Brief**

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axi lite 1553

```
module axi_lite_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
CLOCK_SPEED
=
100000000,
parameter
SAMPLE_RATE
```

```
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite based 1553 communications device.

#### **Parameters**

ADDRESS WIDTH Width of the axi address bus

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

**SAMPLE RATE** Rate of in which to sample the 1553 bus. Must be 2 MHz or more and parameter

less than aclk. This is in Hz. BIT SLICE OFFSET- Adjust where the

sample is taken from the input.

INVERT\_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE\_SELECT Adjust where in the array of samples to select a bit.

parameter

s\_axi\_rvalid

### **Ports**

aclk Clock for all devices in the core

Axi Lite r valid

Negative reset arstn s\_axi\_awvalid Axi Lite aw valid Axi Lite aw addr s\_axi\_awaddr s\_axi\_awprot Axi Lite aw prot s axi awready Axi Lite aw ready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb Axi Lite w ready s\_axi\_wready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready Axi Lite ar valid s\_axi\_arvalid Axi Lite ar addr s\_axi\_araddr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready

s\_axi\_rdata Axi Lite r datas\_axi\_rresp Axi Lite r resps\_axi\_rready Axi Lite r ready

i\_diffInput differential signal for 1553 buso\_diffOutput differential signal for 1553 bus

en\_o\_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

### up\_rreq

wire up\_rreq

uP read bus request

## up\_rack

wire up\_rack

uP read bus acknowledge

### up\_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

### up\_wreq

wire up\_wreq

uP write bus request

## up\_wack

wire up\_wack

uP write bus acknowledge

## up\_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

### up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

### inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

## inst\_up\_1553

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) inst_up_1553 ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rate)
```

Module instance of up\_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.