axi lite 1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axi_lite_1553

```
module axi_lite_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS_WIDTH Width in bytes of the data bus.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

Adjust where in the array of samples to select a bit. SAMPLE_SELECT

s_axi_rvalid

Ports

aclk Clock for all devices in the core Negative reset arstn

Axi Lite aw valid s axi awvalid s_axi_awaddr Axi Lite aw addr s_axi_awprot Axi Lite aw prot Axi Lite aw ready s_axi_awready s_axi_wvalid Axi Lite w valid s_axi_wdata Axi Lite w data Axi Lite w strb s_axi_wstrb s_axi_wready Axi Lite w ready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp s_axi_bready Axi Lite b ready Axi Lite ar valid s_axi_arvalid s_axi_araddr Axi Lite ar addr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready

Axi Lite r valid

```
s_axi_rdataAxi Lite r datas_axi_rrespAxi Lite r resps_axi_rreadyAxi Lite r ready
```

i_diffInput differential signal for 1553 buso_diffOutput differential signal for 1553 bus

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awvalid)
```

Module instance of up_axi for the AXI Lite bus to the uP bus.

inst_up_1553

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) inst_up_1553 ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rate)
```

Module instance of up_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.