BUS_1553



April 3, 2025

Jay Convertino

Contents

1	Usage	2
	1.1 Introduction	2
	1.2 Dependencies	2
	1.2.1 axi_lite_1553 Depenecies	2
	1.2.2 wishbone_standard_1553 Depenecies	2
	1.2.3 up_1553 Depenecies	2
	1.3 In a Project	3
2	Architecture	3
3	Building	3
	3.1 fusesoc	3
	3.2 Source Files	4
	3.2.1 axi lite 1553 File List	4
	3.2.2 wishbone_standard_1553 File List	4
	3.2.3 up_1553 File List	4
	3.3 Targets	5
	3.3.1 axi_lite_1553 Targets	5
	3.3.2 wishbone_standard_1553 Targets	5
	3.3.3 up_1553 Targets	5
	3.4 Directory Guide	5
4	Simulation	6
-	4.1 cocotb	
5	Module Documentation	7
	5.1 axi_lite_1553	8
	5.2 wishbone_standard_1553	12
	5.3 up_1553	16
	5.3.1 Registers	18
	5.4 tb_cocotb_wishbone_standard python	22
	5.5 tb_cocotb_wishbone_standard verilog	
	5.6 tb_cocotb_axi_lite python	
	5.7 tb_cocotb_axi_lite verilog	
	5.8 tb_cocotb_up python	
	5.9 tb_cocotb_up verilog	5/

1 Usage

1.1 Introduction

BUS1553 is a core for interfacing the PMOD1553 device to a bus of choice. The core will process data to and from the PMOD1553. The data can then be accessed over a BUS, currently AXI lite or Wishbone Standard, and processed as needed. All input and output over the bus goes into FIFOs that is then tied to the demodulation and modulation cores, which then send/recv the differential data to/from the PMOD1553 device. The following is information on how to use the device in an FPGA, software, and in simulation.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- · cocotb (simulation)

1.2.1 axi_lite_1553 Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device:up_1553:1.0.0
 - AD:common:up axi:1.0.0

1.2.2 wishbone_standard_1553 Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device:up 1553:1.0.0
 - AFRL:bus:up wishbone standard:1.0.0

1.2.3 up_1553 Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device converter:axis 1553 encoder:1.0.0
 - AFRL:device converter:axis 1553 decoder:1.0.0
 - AFRL:buffer:fifo

1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS1553 core to that bus. Once this is complete the PMOD pins will need to be routed so they match the PMOD1553 device. Please see the schematic of the PMOD1553 for electrical connection details. All I/O's are 3.3volt.

2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- axis_1553_encoder Encodes data from the RX FIFO and sends it to the PMOD1553 (see core for documentation).
- axis_1553_decoder Decodes data from the PMOD1553 and sends it to the TX FIFO (see core for documentation).
- fifo Used for RX and TX FIFO instances. Set to 16 words buffer max (see core for documentation).
- up_axi An AXI Lite to uP converter core (see core for documentation).
- **up_wishbone_standard** A wishbone standard to uP converter core (see core for documentation).
- up_1553 Takes uP bus and coverts it to interface with the RX/TX FIFOs and the encoder/decoder (see module documentation for information 5).

For register documentation please see up 1553 in 5

3 Building

The BUS1553 is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be

easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 axi_lite_1553 File List

- src
 - src/axi lite 1553.v
- tb_cocotb
 - 'tb/tb cocotb axi lite.py': 'file type': 'user', 'copyto': '.'
 - 'tb/tb_cocotb_axi_lite.v': 'file_type': 'verilogSource'

3.2.2 wishbone_standard_1553 File List

- src
 - src/wishbone_standard_1553.v
- tb cocotb
 - 'tb/tb_cocotb_wishbone_standard.py': 'file_type': 'user', 'copyto': '.'
 - 'tb/tb_cocotb_wishbone_standard.v': 'file_type': 'verilogSource'

3.2.3 up_1553 File List

- src
 - src/up_1553.v
- tb cocotb
 - 'tb/tb_cocotb_up.py': 'file_type': 'user', 'copyto': '.'
 - 'tb/tb cocotb up.v': 'file type': 'verilogSource'

3.3 Targets

3.3.1 axi_lite_1553 Targets

default

Info: Default for IP intergration.

· sim_cocotb

Info: Cocotb unit tests

3.3.2 wishbone_standard_1553 Targets

default

Info: Default for IP intergration.

· sim_cocotb

Info: Cocotb unit tests

3.3.3 up_1553 Targets

default

Info: Default for IP intergration.

• sim_cocotb

Info: Cocotb unit tests

3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
 - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
 - cocotb testbench files

4 Simulation

There are a few different simulations that can be run for this core.

4.1 cocotb

Cocotb is the only method for simulating the various interations of the bus_1553 core. At the moment there is a axi_lite, wishbone_standard, and uP based versions. This is currently set to use icarus as the sim tool for cocotb.

To run the wishbone sim use the command below.

fusesoc run — target sim_cocotb AFRL:device:wishbone_standard_1553:1.0.0

To run the axi_lite sim use the command below.

fusesoc run —target sim_cocotb AFRL:device:axi_lite_1553:1.0.0

To run the uP sim use the command below.

fusesoc run — target sim_cocotb AFRL:device:up_1553:1.0.0

5 Module Documentation

up_1553 is the module that integrates the AXI streaming 1553 encoder/decoder. This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS1553 can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

axi_lite_1553 module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

wishbone_standard_1553 module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined.

The next sections document these modules in great detail. up_1553 contains the register map explained, and what the various bits do.

axi lite 1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axi_lite_1553

```
module axi_lite_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS_WIDTH Width in bytes of the data bus.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

Adjust where in the array of samples to select a bit. SAMPLE_SELECT

Ports

aclk Clock for all devices in the core Negative reset arstn Axi Lite aw valid s axi awvalid s_axi_awaddr Axi Lite aw addr s_axi_awprot Axi Lite aw prot Axi Lite aw ready s_axi_awready s_axi_wvalid Axi Lite w valid s_axi_wdata Axi Lite w data Axi Lite w strb s_axi_wstrb Axi Lite w ready s_axi_wready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp s_axi_bready Axi Lite b ready Axi Lite ar valid s_axi_arvalid s_axi_araddr Axi Lite ar addr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready Axi Lite r valid s_axi_rvalid

s_axi_rdata Axi Lite r datas_axi_rresp Axi Lite r resps_axi_rready Axi Lite r ready

i_diffInput differential signal for 1553 buso_diffOutput differential signal for 1553 bus

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awvalid)
```

Module instance of up_axi for the AXI Lite bus to the uP bus.

inst_up_1553

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) inst_up_1553 ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rate)
```

Module instance of up_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.

wishbone_classic_1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

wishbone classic to uP core for 1553 comms.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

wishbone standard 1553

```
module wishbone_standard_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

Wishbone Stanard based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the address bus in bits, max 32 bit.

parameter

BUS_WIDTH Width of the data bus in bytes.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

Ports

clk Clock for all devices in the core

Positive reset rst

Bus Cycle in process s_wb_cyc Valid data transfer cycle s_wb_stb s_wb_we Active High write, low read

Bus address s_wb_addr s_wb_data_i Input data s_wb_sel Device Select

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

s_wb_err Active high when a bus error is present i_diff Input differential signal for 1553 bus o_diff Output differential signal for 1553 bus

Enable output of differential signal (for signal switching on 1553 module) en_o_diff

irq Interrupt when data is received

up_rreq

```
wire up_rreq
uP read bus request
```

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
//
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_wishbone_standard

Module instance of up_wishbone_standard for the Wishbone Classic Standard bus to the uP bus.

inst_up_1553

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) inst_up_1553 ( .clk(clk), .rstn(~rst), .up_rreq(up_rreq), .up_rack(up_rack)
```

Module instance of up_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.

up_1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

uP Core for interfacing with simple 1553 communications.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

up_1553

```
module up_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WI[
```

uP based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

Ports

clk Clock for all devices in the core

Negative reset rstn

up_rreq uP bus read request up_rack uP bus read ack uP bus read address up_raddr uP bus read data up_rdata up_wreq uP bus write request up_wack uP bus write ack uP bus write address up_waddr up_wdata uP bus write data

i_diff Input differential signal for 1553 bus Output differential signal for 1553 bus o_diff

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

Interrupt when data is received irq

DIVISOR

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

FIFO_DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

DATA BITS

```
localparam DATA_BITS = 24
```

Number of bits in RX/TX FIFO that are valid.

REGISTER INFORMATION

Core has 4 registers at the offsets that follow.

RX_FIFO_REG h0
TX_FIFO_REG h4
STATUS_REG h8
CONTROL_REG hC

RX_FIFO_REG

```
localparam RX_FIFO_REG = 4'h0 >> DIVISOR
```

Defines the address offset for RX FIFO

RX FIFO REGISTER		
31:24	23:16	15:0
UNUSED	STATUS DATA	RECEIVED DATA

Valid bits are from 23:0. Bits 23:16 are status bits information about the data. Bit 15:0 are data.

Status Bits

 $\{TY:3,NA:1,D:1,I:1,P:1\}$

Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS

NA Unused is 1 bit

D Delay Enabled is 1 bit, 1 is there was be a delay of 4 us or more, or 0 no delay.

Data invert enabled is 1 bit, 1 inverted in the core at synth, 0 it is not.

P Parity Good is 1 bit, 1 is Good, 0 is Bad

TX_FIFO_REG

```
localparam TX_FIFO_REG = 4'h4 >> DIVISOR
```

Defines the address offset to write the TX FIFO.

TX FIFO REGISTER			
31:24	23:16	15:0	
UNUSED	STATUS DATA	TRANSMIT DATA	

Valid bits are from 23:0. Bits 23:16 are status bits information about the data. Bit 15:0 are data.

Status Bits

 $\{TY:3,NA:1,D:1,I:1,P:1\}$

TY Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS

NA Unused is 1 bit

D Delay Enabled is 1 bit, 1 is there must be a delay of 4 us or more, or 0 no delay.

I Data invert enabled is 1 bit, set to 1 to invert data in the core, 0 it is not.

P Parity Type is 1 bit, 1 is ODD, 0 is EVEN

STATUS_REG

```
localparam STATUS_REG = 4'h8 >> DIVISOR
```

Defines the address offset to read the status bits.

				STATUS	REGISTE	R		
31:8	7	6	5	4	3	2	1	0
UNUSED	PC	DI	Delay	irq_en	tx_full	tx_empty	rx_full	rx_valid

Status Register Bits

PC 7, Parity check passed?

DI 6, Build time option to invert data from the core, 1 is active.

Delay 5, Message had a 4uS delay.

irq_en 4, 1 when the IRQ is enabled by CONTROL_REG

tx_full 3, When 1 the tx fifo is full.tx_empty 2, When 1 the tx fifo is empty.rx_full 1, When 1 the rx fifo is full.

rx_valid 0, When 1 the rx fifo contains valid data.

CONTROL_REG

```
localparam CONTROL_REG = 4'hC
```

Defines the address offset to set the control bits.

	CON	ITROL REGI	STER	
31:5	4	3:2	1	0
UNUSED	ENA_INTR_BIT	UNUSED	RST_RX_BIT	RST_TX_BIT

See Also: ENABLE_INTR_BIT, RESET_RX_BIT, RESET_TX_BIT

Control Register Bits

ENABLE_INTR_BIT4, Control Register offset bit for enabling the interrupt.RESET_RX_BIT1, Control Register offset bit for resetting the RX FIFO.RESET_TX_BIT0, Control Register offset bit for resetting the TX FIFO.

INSTANTIATED MODULES

inst axis 1553 encoder

Encode incoming AXIS data into a differential 1553 data stream

inst_axis_1553_decoder

```
axis_1553_decoder #(

CLOCK_SPEED(CLOCK_SPEED),

SAMPLE_RATE(SAMPLE_RATE),

BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),

INVERT_DATA(INVERT_DATA),

SAMPLE_SELECT(SAMPLE_SELECT)
) inst_axis_1553_decoder ( .aclk(clk), .arstn(rstn), .m_axis_tdata(m_axis_td)
```

Decode incoming differential 1553 data stream to AXIS data format.

inst rx fifo

```
fifo #(

FIFO_DEPTH(FIFO_DEPTH),

BYTE_WIDTH(BUS_WIDTH),
```

```
COUNT_WIDTH(8),

FWFT(1),

RD_SYNC_DEPTH(0),

WR_SYNC_DEPTH(0),

CC_SYNC_DEPTH(0),

COUNT_DELAY(0),

COUNT_ENA(0),

DATA_ZERO(0),

ACK_ENA(0),

RAM_TYPE("block")

) inst_rx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_rx_delay[0]), .rd_en(s)
```

Buffer up to 16 items output from the axis_1553_encoder.

inst_tx_fifo

Buffer up to 16 items to input to the axis_1553_decoder.

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

Parameters

dut Device under test passed from cocotb test function

reset_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

increment_test_cmd_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands

Parameters

dut Device under test passed from cocotb.

increment_test_cmd_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands

Parameters

dut Device under test passed from cocotb.

increment_test_data_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data

Parameters

dut Device under test passed from cocotb.

increment_test_data_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data

Parameters

dut Device under test passed from cocotb.

in_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

Parameters

dut Device under test passed from cocotb.

no_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

Parameters

dut Device under test passed from cocotb.

tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

Wishbone Stanard based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the address bus in bits, max 32 bit.

parameter

BUS_WIDTH Width of the data bus in bytes.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

Ports

clk Clock for all devices in the core

Positive reset rst

s_wb_cyc Bus Cycle in process s_wb_stb Valid data transfer cycle s_wb_we Active High write, low read

Bus address s_wb_addr s_wb_data_i Input data s_wb_sel Device Select

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

s_wb_err Active high when a bus error is present i_diff Input differential signal for 1553 bus o_diff Output differential signal for 1553 bus

Enable output of differential signal (for signal switching on 1553 module) en_o_diff

irq Interrupt when data is received

INSTANTIATED MODULES

dut

```
wishbone_standard_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) dut ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_wb_stb(s_wb_stb), .s_v
```

Device under test, wishbone_standard_1553

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

Parameters

dut Device under test passed from cocotb test function

reset_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

increment_test_cmd_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands

Parameters

dut Device under test passed from cocotb.

increment_test_cmd_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands

Parameters

dut Device under test passed from cocotb.

increment_test_data_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data

Parameters

dut Device under test passed from cocotb.

increment_test_data_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data

Parameters

dut Device under test passed from cocotb.

in_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

Parameters

dut Device under test passed from cocotb.

no_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

Parameters

dut Device under test passed from cocotb.

tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite slave to AXI Lite 1553 DUT

Parameters

ADDRESS_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS_WIDTH Width in bytes of the data bus.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\ensuremath{\mathsf{BIT}}\xspace. \ensuremath{\mathsf{SLICE}}\xspace. \ensuremath{\mathsf{OFFSET}}\xspace- \ensuremath{\mathsf{Adjust}}\xspace$ where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

Adjust where in the array of samples to select a bit. SAMPLE_SELECT

Ports

aclk Clock for all devices in the core Negative reset arstn Axi Lite aw valid s axi awvalid s_axi_awaddr Axi Lite aw addr s_axi_awprot Axi Lite aw prot s_axi_awready Axi Lite aw ready s_axi_wvalid Axi Lite w valid s_axi_wdata Axi Lite w data Axi Lite w strb s_axi_wstrb Axi Lite w ready s_axi_wready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp s_axi_bready Axi Lite b ready Axi Lite ar valid s_axi_arvalid s_axi_araddr Axi Lite ar addr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready Axi Lite r valid s_axi_rvalid

s_axi_rdata Axi Lite r datas_axi_rresp Axi Lite r resps_axi_rready Axi Lite r ready

i_diffInput differential signal for 1553 buso_diffOutput differential signal for 1553 bus

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

INSTANTIATED MODULES

dut

```
axi_lite_1553 #(

ADDRESS_WIDTH(),

BUS_WIDTH(),

CLOCK_SPEED(),

SAMPLE_RATE(),

BIT_SLICE_OFFSET(),

INVERT_DATA(),

SAMPLE_SELECT()

) dut ( .aclk(aclk), .arstn(arstn), .s_axi_awvalid(s_axi_awvalid), .s_axi_awvalid)
```

Device under test, axi_lite_1553

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

Parameters

dut Device under test passed from cocotb test function

reset_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

increment_test_cmd_send

```
@cocotb.test()
async def increment_test_cmd_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 commands ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

Parameters

dut Device under test passed from cocotb.

increment_test_cmd_recv

```
@cocotb.test()
async def increment_test_cmd_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 commands ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

Parameters

dut Device under test passed from cocotb.

increment_test_data_send

```
@cocotb.test()
async def increment_test_data_send(
dut
)
```

Coroutine that is identified as a test routine. Setup up to send 1553 data ADDRESS MAP FOR uP:

0=0,4=1,8=2,C=3

Parameters

dut Device under test passed from cocotb.

increment_test_data_recv

```
@cocotb.test()
async def increment_test_data_recv(
dut
)
```

Coroutine that is identified as a test routine. Setup up to recv 1553 data ADDRESS MAP FOR uP: 0=0,4=1,8=2,C=3

Parameters

dut Device under test passed from cocotb.

in_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

Parameters

dut Device under test passed from cocotb.

no_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

Parameters

dut Device under test passed from cocotb.

tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE
2000000,
parameter
BIT_SLICE_OFFSET
parameter
INVERT_DATA
parameter
SAMPLE_SELECT
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WI[
```

uP 1553 testbench

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than SAMPLE_RATE parameter

aclk. This is in Hz. $\,$ BIT_SLICE_OFFSET- Adjust where the sample is taken from

the input.

INVERT_DATA Invert all 1553 bits coming in and out.

parameter

SAMPLE_SELECT Adjust where in the array of samples to select a bit.

Ports

clk Clock for all devices in the core

Negative reset rstn up_rreq uP bus read request up_rack uP bus read ack up_raddr uP bus read address up_rdata uP bus read data up_wreq uP bus write request up_wack uP bus write ack up_waddr uP bus write address

up_wdata i_diff Input differential signal for 1553 bus o_diff Output differential signal for 1553 bus

uP bus write data

en_o_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

INSTANTIATED MODULES

dut

```
up_1553 #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SAMPLE_RATE(SAMPLE_RATE),
BIT_SLICE_OFFSET(BIT_SLICE_OFFSET),
INVERT_DATA(INVERT_DATA),
SAMPLE_SELECT(SAMPLE_SELECT)
) dut ( .clk(clk), .rstn(rstn), .up_rreq(up_rreq), .up_rack(up_rack), .up_rack
```

Device under test, up_1553