axi lite 1553.v

AUTHORS

JAY CONVERTINO

DATES

2024/10/17

INFORMATION

Brief

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axi_lite_1553

```
module axi_lite_1553 #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000
)
```

```
(
input
aclk,
input
arstn,
input
s_axi_awvalid,
input
[ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
[ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
[BUS_WIDTH*8-1:0]
s_axi_wdata,
input
[ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
[ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
[ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
[ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
 [BUS_WIDTH*8-1:0]
s_axi_rdata,
output
[ 1:0]
s_axi_rresp,
input
s_axi_rready,
input
[1:0]
rx_diff,
output
[1:0]
tx_diff,
output
tx_active,
output
irq
```

AXI Lite based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS_WIDTH Width in bytes of the data bus.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

Ports

aclk Clock for all devices in the core

arstn Negative reset

input

s_axi_awvalid Axi Lite aw valid

input

s_axi_awaddr Axi Lite aw addr

input [ADDRESS_WIDTH- 1:0]

s_axi_awprot Axi Lite aw prot

input [2:0]

s_axi_awready Axi Lite aw ready

output [2:0]

s_axi_wvalid Axi Lite w valid

input [2:0]

s_axi_wdata Axi Lite w data

input [BUS_WIDTH* 8- 1:0]

s_axi_wstrb Axi Lite w strb

input [3:0]

s_axi_wready Axi Lite w ready

output [3:0]

s_axi_bvalid Axi Lite b valid

output [3:0]

s_axi_bresp Axi Lite b resp

output [1:0]

s_axi_bready Axi Lite b ready

input [1:0]

s_axi_arvalid Axi Lite ar valid

input [1:0]

s_axi_araddr Axi Lite ar addr

input [ADDRESS_WIDTH- 1:0]

s_axi_arprot Axi Lite ar prot

input [2:0]

s_axi_arready Axi Lite ar ready

output [2:0]

s_axi_rvalid Axi Lite r valid

output [2:0]

s_axi_rdata Axi Lite r data

output [BUS_WIDTH* 8- 1:0]

s_axi_rresp Axi Lite r resp

output [1:0]

s_axi_rready Axi Lite r ready

input [1:0]

rx_diff Input differential signal for 1553 bus

input [1:0]

```
tx_diff
output [1:0]

tx_active
output [1:0]

irq
Output differential signal for 1553 bus

Enable output of differential signal (for signal switching on 1553 module)

irq
Output [1:0]
```

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_axi

Module instance of up_axi for the AXI Lite bus to the uP bus.

inst_up_1553

Module instance of up_1553 creating a Logic wrapper for 1553 bus cores to interface with uP bus.