# tb\_cocotb\_axi\_lite.v

### **AUTHORS**

### JAY CONVERTINO

#### **DATES**

### 2025/04/01

## **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SAMPLE_RATE

=
2000000,
parameter
BIT_SLICE_OFFSET

=
0,
parameter
INVERT_DATA

=
0,
parameter
SAMPLE_SELECT

=
0
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite slave to AXI Lite 1553 DUT

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus, max 32 bit.

parameter

**BUS\_WIDTH** Width in bytes of the data bus.

parameter

**CLOCK\_SPEED** This is the aclk frequency in Hz

parameter

parameter

SAMPLE\_RATE Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than

aclk. This is in Hz. BIT\_SLICE\_OFFSET- Adjust where the sample is taken from

the input.

INVERT\_DATA Invert all 1553 bits coming in and out.

parameter

**SAMPLE\_SELECT** Adjust where in the array of samples to select a bit.

parameter

s\_axi\_arready

s\_axi\_rvalid

### **Ports**

aclk Clock for all devices in the core
arstn Negative reset
s axi awvalid Axi Lite aw valid

Axi Lite ar ready

Axi Lite r valid

s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot Axi Lite aw ready s\_axi\_awready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data Axi Lite w strb s\_axi\_wstrb Axi Lite w ready s\_axi\_wready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready Axi Lite ar valid s\_axi\_arvalid s\_axi\_araddr Axi Lite ar addr s\_axi\_arprot Axi Lite ar prot

s\_axi\_rdataAxi Lite r datas\_axi\_rrespAxi Lite r resps\_axi\_rreadyAxi Lite r ready

i\_diffInput differential signal for 1553 buso\_diffOutput differential signal for 1553 bus

en\_o\_diff Enable output of differential signal (for signal switching on 1553 module)

irq Interrupt when data is received

# **INSTANTIATED MODULES**

# dut

```
axi_lite_1553 #(

ADDRESS_WIDTH(),

BUS_WIDTH(),

CLOCK_SPEED(),

SAMPLE_RATE(),

BIT_SLICE_OFFSET(),

INVERT_DATA(),

SAMPLE_SELECT()

) dut ( .aclk(aclk), .arstn(arstn), .s_axi_awvalid(s_axi_awvalid), .s_axi_awvalid)
```

Device under test, axi\_lite\_1553