# BUS\_BLOCK\_RAM



May 20, 2025

Jay Convertino

# **Contents**

	Introduction
1.2	Dependencies
	1.2.2 wishbone_classic_block_ram Dependecies
1.3	In a Project
Arc	hitecture 3
	lding 3
	fusesoc
3.2	Source Files
	3.2.1 axi_lite_block_ram File List 4
	3.2.2 wishbone_classic_block_ram File List 4
3.3	Targets
	3.3.1 axi_lite_block_ram Targets
2 /	3.3.2 wishbone_classic_block_ram Targets
3.4	Directory Guide
	ulation 6
4.1	iverilog
4.2	cocotb
Мо	dule Documentation 7
	wishbone_classic_block_ram
	tb_axi_lite_cocotb-py
_	tb_axi_lite_cocotb-v
	tb_axi_lite_slave-v
5.6	tb_wishbone_cocotb-py
	tb_wishbone_cocotb-v
	1.2 1.3 Arci Buil 3.1 3.2 3.3 3.4 Sim 4.1 4.2 Mod 5.1 5.2 5.3 5.4 5.5 5.6 5.7

# 1 Usage

### 1.1 Introduction

Selectable BUS block RAM for any FPGA target. Currently supports wishbone classic or AXI lite. This will create FPGA block RAM that is accessable via the selected bus.

### 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

### 1.2.1 axi\_lite\_block\_ram Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:ram:dc block ram:1.0.0
  - AD:common:up\_axi:1.0.0
- · dep tb
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

### 1.2.2 wishbone\_classic\_block\_ram Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:ram:dc\_block\_ram:1.0.0
  - AFRL:bus:up\_wishbone\_classic:1.0.0
- dep\_tb
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim\_helper

### 1.3 In a Project

Connect the device using the bus selected, see 5 for details

### 2 Architecture

There are two bus block RAM cores. The AXI lite block RAM and the Wishbone Classic block RAM.

AXI lite block RAM is made up of the following modules.

- **up\_axi** Convert AXI lite to the Analog Devices uP BUS. (see core for documentation).
- dc\_block\_ram Provides a dual clock block RAM. (see core for documentation).

This core has 1 always blocks that are sensitive to the positive clock edge.

• **register reqest to the acknoledge** Takes the request and registers to the acknoledge. All reads and writes will produce something.

Please see 5 for more information.

Wishbone Classic block RAM is made up of the following modules.

- **up\_wishbone\_classic** Convert Wishbone Classic to the Analog Devices uP BUS. (see core for documentation).
- dc\_block\_ram Provides a dual clock block RAM. (see core for documentation).

This core has 1 always blocks that are sensitive to the positive clock edge.

register reqest to the acknoledge Takes the request and registers to the acknoledge. All reads and writes will produce something.

Please see 5 for more information.

# 3 Building

The BUS block RAM cores are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by verible using the lint target.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

### 3.2.1 axi\_lite\_block\_ram File List

- src
  - src/axi\_lite\_block\_ram.v
- tb
  - 'tb/tb\_axi\_lite\_slave.v': 'file\_type': 'verilogSource'
- tb cocotb
  - 'tb/tb axi lite cocotb.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb axi lite cocotb.v': 'file type': 'verilogSource'

### 3.2.2 wishbone\_classic\_block\_ram File List

- src
  - src/wishbone classic block ram.v
- tb
  - 'tb/tb wishbone slave.v': 'file type': 'verilogSource'
- tb\_cocotb
  - 'tb/tb\_wishbone\_cocotb.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_wishbone\_cocotb.v': 'file\_type': 'verilogSource'

### 3.3 Targets

### 3.3.1 axi lite block ram Targets

default

Info: Default for IP intergration.

• lint

Info: Lint with Verible

• sim

Info: Simple read/write register check.

· sim\_cocotb

Info: Cocotb unit tests

### 3.3.2 wishbone\_classic\_block\_ram Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

• sim

Info: Default for IP intergration.

• sim\_cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

# 4 Simulation

There are a few different simulations that can be run for this core. All currently use iVerilog (icarus) to run. The first is iverilog, which uses verilog only for the simulations. The other is cocotb. This does a unit test approach to the testing and gives a list of tests that pass or fail.

### 4.1 iverilog

All simulation targets that do NOT have cocotb in the name use a verilog test bench with verilog stimulus components. For AXI Lite/Wishbone these are very simple read/writes without data verification.

### 4.2 cocotb

To use the cocotb tests you must install the following python libraries. Only AXI lite is supported for cocotb sims at the moment.

```
$ pip install cocotb
$ pip install cocotbext-axi
```

Then you must use the cocotb sim target. In this case it is sim\_cocotb. This target can be run with various parameters.

 $\verb| fusesoc run ---target sim_cocotb AFRL: ram: axi_lite_block_ram: 1.0.0 ----BUS\_WIDT| \\$ 

# 5 Module Documentation

There are two different BUS block RAM modules that can be used in a project.

- axi\_lite\_block\_ram AXI lite block RAM
- wishbone\_classic\_block\_ram Wishbone Classic block RAM
- tb\_axi\_lite\_cocotb-py Python axi lite cocotb test bench
- tb\_axi\_lite\_cocotb-v Verilog axi lite cocotb test bench
- **tb\_axi\_lite\_slave-v** Verilog test bench for axi lite.
- **tb\_wishbone\_cocotb-py** Python wishbone cocotb test bench
- tb\_wishbone\_cocotb-v Verilog wishbone cocotb test bench
- **tb\_wishbone\_slave-v** Verilog test bench for wishbone.

The next sections document the module.

# axi lite block ram.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

### 2024/03/07

### **INFORMATION**

#### **Brief**

axi lite block ram

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axi\_lite\_block\_ram

```
module axi_lite_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
= "block",
parameter
HEX_FILE
= ""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

axi lite block ram

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

aclk Clock for all devices in the core

Negative reset arstn Axi Lite aw valid s\_axi\_awvalid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready Axi Lite ar valid s\_axi\_arvalid Axi Lite ar addr s\_axi\_araddr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp s\_axi\_rready Axi Lite r ready

### $c_PWR_RAM$

```
localparam c_PWR_RAM = clogb2(
DEPTH
```

)

power of 2 conversion of DEPTH

### c\_RAM\_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

### up\_rreq

```
wire up_rreq
```

uP read bus request

### up\_rack

```
reg up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_raddr
```

uP read bus address

### up\_rdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_rdata
```

uP read bus request

### up\_wreq

```
wire up_wreq
```

uP write bus request

### up\_wack

```
reg up_wack
```

uP write bus acknowledge

### up\_waddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_waddr
```

uP write bus address

### up\_wdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

### inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)

) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

### inst\_dc\_block\_ram

 $\label{eq:module instance of dc_block_ram that connects to the uP BUS directly.}$ 

# wishbone\_classic\_block\_ram.v

### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

### 2024/03/07

### **INFORMATION**

#### **Brief**

Wishbone classic block RAM core.

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### wishbone classic block ram

```
module wishbone_classic_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
=
"block",
parameter
HEX_FILE
=
"""
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_we,
```

Wishbone classic block RAM core.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

clk Clock for all devices in the core

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addr
 s\_wb\_data\_i
 lnput data
 s\_wb\_sel
 pevice Select
 s\_wb\_bte
 Burst Type Extension

s\_wb\_cti Cycle Type

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

### c\_PWR\_RAM

```
localparam c_PWR_RAM = clogb2(
DEPTH
)
```

power of 2 conversion of DEPTH

### c\_RAM\_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

### up\_rreq

```
wire up_rreq
```

uP read bus request

### up\_rack

```
reg up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_raddr
```

uP read bus address

### up\_rdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_rdata
```

uP read bus request

### up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
reg up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH
```

```
16
)-1:0] up_waddr
```

uP write bus address

### up\_wdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

# inst\_up\_wishbone\_classic

Module instance of up\_wishbone\_classic for the Wishbone Classic bus to the uP bus.

### inst\_dc\_block\_ram

Module instance of dc\_block\_ram that connects to the uP BUS directly.

tb_axi_lite_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2024/12/09
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2024 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools
Returns: List
start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

### reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

### single\_word

```
@cocotb.test()
async def single_word(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

### **Parameters**

dut Device under test passed from cocotb.

### bulk\_test

```
@cocotb.test()
async def bulk_test(
dut
)
```

Coroutine that is identified as a test routine. This routine tests streaming data to the axi lite device. Parameters: dut - Device under test passed from cocotb.

### random\_ready\_bulk

```
@cocotb.test()
async def random_ready_bulk(
dut
)
```

Coroutine that is identified as a test routine. This routine tests streaming data to the axi lite device with random ready. Parameters: dut - Device under test passed from cocotb.

### in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# tb\_axi\_lite\_cocotb.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2024/12/10

### **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
= "block",
parameter
HEX_FILE
= ""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

Test bench for axi lite block ram.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

aclk Clock for all devices in the core

Negative reset arstn Axi Lite aw valid s\_axi\_awvalid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid Axi Lite b resp s\_axi\_bresp s\_axi\_bready Axi Lite b ready Axi Lite ar valid s\_axi\_arvalid Axi Lite ar addr s\_axi\_araddr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp s\_axi\_rready Axi Lite r ready

### **INSTANTIATED MODULES**

# dut

```
axi_lite_block_ram #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH),

DEPTH(DEPTH),

RAM_TYPE(RAM_TYPE),

HEX_FILE(HEX_FILE)
) dut ( .aclk(aclk), .arstn(arstn), .s_axi_awvalid(s_axi_awvalid), .s_axi_aw
```

Device under test, axi lite block ram

# tb\_axi\_lite\_slave.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

### 2025/01/17

### **INFORMATION**

#### **Brief**

Test bench for axi lite slave

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb axi lite slave

```
module tb_axi_lite_slave ()
```

Test bench for axi lite slave

### axi\_lite\_block\_ram

```
axi_lite_block_ram #(
ADDRESS_WIDTH(32),
BUS_WIDTH(4),
```

```
DEPTH(256)
) dut ( .aclk(tb_data_clk), .arstn(tb_rstn), .s_axi_awvalid(tb_s_axi_awvalid)
```

Module instance of axi\_lite\_block\_ram

tb_wishbone_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2024/12/09
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2024 Jay Convertino  Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:  The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
random bool
def random_bool()  Return a infinte cycle of random bools Returns: List
start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

### reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

### single\_word

```
@cocotb.test()
async def single_word(
dut
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

### **Parameters**

dut Device under test passed from cocotb.

### full\_empty

# Coroutine that is identified as a test routine. This routine tests for writing till the fifo is full, # Then reading from the full FIFO. ## Parameters: # dut - Device under test passed from cocotb. @cocotb.test() async def full\_empty(dut):

### random\_ready

# Coroutine that is identified as a test routine. This routine tests for randomized ready from the sink. ## Parameters: # dut - Device under test passed from cocotb. @cocotb.test() async def random\_ready(dut):

### in reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in recet

### **Parameters**

dut Device under test passed from cocotb.

# tb\_wishbone\_cocotb.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

### 2024/12/10

### **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
= "block",
parameter
HEX_FILE
= ""
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_w
```

Test bench for wishbone.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

BUS\_WIDTH Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

arameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

clk Clock for all devices in the core

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addrBus addresss\_wb\_data\_iInput datas\_wb\_selDevice Selects\_wb\_bteBurst Type Extension

s\_wb\_cti Cycle Type

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

### **INSTANTIATED MODULES**

### dut

```
wishbone_classic_block_ram #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH),

DEPTH(DEPTH),

RAM_TYPE(RAM_TYPE),
```

```
HEX_FILE(HEX_FILE)
) dut ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_wb_stb(s_wb_stb), .s_v
```

Device under test, wishbone\_classic\_block\_ram

# tb\_wishbone\_slave.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2025/01/17

### **INFORMATION**

#### **Brief**

Test bench for wishbone\_slave

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### tb\_wishbone\_slave

```
module tb_wishbone_slave #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
= "block",
parameter
HEX_FILE
= """
)
```

Test bench for wishbone slave

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

HEX\_FILE Hex file to write to RAM.

parameter

# inst\_dc\_block\_ram

Module instance of dc\_block\_ram