tb_axi_lite_cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2024/12/10

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE

"block",
parameter
HEX_FILE

"""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

Test bench for axi lite block ram.

Parameters

ADDRESS_WIDTH Width of the axi address bus in bits.

parameter

BUS_WIDTH Bus width for data paths in bytes.

parameter

DEPTH Depth of the RAM in terms of data width words.

parameter

RAM_TYPE Used to set the ram_style atribute.

parameter

HEX_FILE Hex file to write to RAM.

parameter

Ports

aclk Clock for all devices in the core

Negative reset arstn Axi Lite aw valid s_axi_awvalid Axi Lite aw addr s_axi_awaddr s_axi_awprot Axi Lite aw prot s_axi_awready Axi Lite aw ready s_axi_wvalid Axi Lite w valid s_axi_wdata Axi Lite w data s_axi_wstrb Axi Lite w strb s_axi_wready Axi Lite w ready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp s_axi_bready Axi Lite b ready s_axi_arvalid Axi Lite ar valid Axi Lite ar addr s_axi_araddr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready s_axi_rvalid Axi Lite r valid s_axi_rdata Axi Lite r data s_axi_rresp Axi Lite r resp s_axi_rready Axi Lite r ready

INSTANTIATED MODULES

dut

Device under test, axi lite block ram