# BUS\_BLOCK\_RAM



November 21, 2024

Jay Convertino

# **Contents**

1	Usage	2
	1.1 Introduction	2
	1.2 Dependencies	2
	1.2.1 axi lite block ram Depenecies	2
	1.2.2 wishbone_classic_block_ram Depenecies	2
	1.3 In a Project	2
2	Architecture	3
3	Building	3
	3.1 fusesoc	4
		4
	3.2.1 axi lite block ram File List	4
	3.2.2 wishbone classic block ram File List	4
	3.3 Targets	4
	3.3.1 axi_lite_block_ram Targets	4
	3.3.2 wishbone_classic_block_ram Targets	5
	3.4 Directory Guide	5
4	Simulation	6
-		6
	4.2 cocotb	6
5	Module Documentation	7
_	5.1 axi_lite_block_ram	
	5.2 wishbone classic block ram	

# 1 Usage

#### 1.1 Introduction

Selectable BUS block RAM for any FPGA target. Currently supports wishbone classic or AXI lite. This will create FPGA block RAM that is accessable via the selected bus.

### 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

#### 1.2.1 axi\_lite\_block\_ram Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:ram:dc block ram:1.0.0
- dep\_tb
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim\_helper

#### 1.2.2 wishbone\_classic\_block\_ram Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:ram:dc\_block\_ram:1.0.0
  - AFRL:bus:up\_wishbone\_classic:1.0.0
- · dep\_tb
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

# 1.3 In a Project

Connect the device using the bus selected, see 5 for details

### 2 Architecture

There are two bus block RAM cores. The AXI lite block RAM and the Wishbone Classic block RAM.

AXI lite block RAM is made up of the following modules.

- **up\_axi** Convert AXI lite to the Analog Devices uP BUS. (see core for documentation).
- dc\_block\_ram Provides a dual clock block RAM. (see core for documentation).

This core has 1 always blocks that are sensitive to the positive clock edge.

• **register reqest to the acknoledge** Takes the request and registers to the acknoledge. All reads and writes will produce something.

Please see 5 for more information.

Wishbone Classic block RAM is made up of the following modules.

- **up\_wishbone\_classic** Convert Wishbone Classic to the Analog Devices uP BUS. (see core for documentation).
- dc\_block\_ram Provides a dual clock block RAM. (see core for documentation).

This core has 1 always blocks that are sensitive to the positive clock edge.

register reqest to the acknoledge Takes the request and registers to the acknoledge. All reads and writes will produce something.

Please see 5 for more information.

# 3 Building

The BUS block RAM cores are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

#### 3.2 Source Files

### 3.2.1 axi\_lite\_block\_ram File List

- src
  - src/axi\_lite\_block\_ram.v
- tb
  - 'tb/tb\_fifo.v': 'file\_type': 'verilogSource'
- constr
  - 'tool vivado? (constr/fifo constr.tcl)': 'file type': 'SDC'

#### 3.2.2 wishbone classic block ram File List

- src
  - src/wishbone classic block ram.v
- tb
  - 'tb/tb wishbone slave.v': 'file type': 'verilogSource'

#### 3.3 Targets

#### 3.3.1 axi\_lite\_block\_ram Targets

default

Info: Default for IP intergration.

• sim

Info: Constant data value with file check.

· sim rand data

Info: Feed random data input with file check

• sim\_rand\_ready\_rand\_data

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

• sim\_8bit\_count\_data

Info: Feed a counter data as input, perform file check.

#### 3.3.2 wishbone\_classic\_block\_ram Targets

default

Info: Default for IP intergration.

• sim

Info: Default for IP intergration.

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

# 4 Simulation

There are a few different simulations that can be run for this core.

# 4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

# 4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

# 5 Module Documentation

There are two different BUS block RAM modules that can be used in a project.

- axi\_lite\_block\_ram AXI lite block RAM
- wishbone\_classic\_block\_ram Wishbone Classic block RAM

The next sections document the module in great detail.

# axi\_lite\_block\_ram.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/03/07

#### **INFORMATION**

#### **Brief**

axi lite block ram

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### axi\_lite\_block\_ram

```
module axi_lite_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
```

```
=
512,
parameter
RAM_TYPE
=
"block",
parameter
HEX_FILE
=
"""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

axi lite block ram

#### **Parameters**

**ADDRESS\_WIDTH** Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

aclk Clock for all devices in the core

Negative reset arstn s\_axi\_awvalid Axi Lite aw valid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s axi wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid s axi bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready s\_axi\_arvalid Axi Lite ar valid s\_axi\_araddr Axi Lite ar addr Axi Lite ar prot s axi arprot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp Axi Lite r ready s\_axi\_rready

### up\_rreq

```
wire up_rreq
```

uP read bus request

# up\_rack

```
reg up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_rdata
```

uP read bus request

#### up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
reg up_wack
```

uP write bus acknowledge

### up\_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

# up\_wdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_wdata
```

uP write bus data

#### **INSTANTIANTED MODULES**

### inst\_up\_axi

```
up_axi inst_up_axi (
up_rstn
arstn),
up_clk
aclk),
up_axi_awvalid(s_axi_awvalid),
up_axi_awaddr(s_axi_awaddr),
up_axi_awready(s_axi_awready),
up_axi_wvalid(s_axi_wvalid),
up_axi_wdata(s_axi_wdata),
up_axi_wstrb(s_axi_wstrb),
up_axi_wready(s_axi_wready),
up_axi_bvalid(s_axi_bvalid),
up_axi_bresp(s_axi_bresp),
up_axi_bready(s_axi_bready),
up_axi_arvalid(s_axi_arvalid),
up_axi_araddr(s_axi_araddr),
up_axi_arready(s_axi_arready),
up_axi_rvalid(s_axi_rvalid),
up_axi_rresp(s_axi_rresp),
up_axi_rdata(s_axi_rdata),
up_axi_rready(s_axi_rready),
up_wreq(up_wreq),
up_waddr(up_waddr),
up_wdata(up_wdata),
up_wack(up_wack),
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

# inst\_dc\_block\_ram

 $\label{lem:module instance of dc_block\_ram that connects to the uP BUS directly.}$ 

# wishbone classic block ram.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/03/07

#### **INFORMATION**

#### **Brief**

Wishbone classic block RAM core.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# wishbone\_classic\_block\_ram

```
module wishbone_classic_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
```

```
=
512,
parameter
RAM_TYPE
=
"block",
parameter
HEX_FILE
=
"""
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_w
```

Wishbone classic block RAM core.

#### **Parameters**

**ADDRESS\_WIDTH** Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX FILE** Hex file to write to RAM.

parameter

#### **Ports**

clk Clock for all devices in the core

**rst** Positive reset

s\_wb\_cycs\_wb\_stbS\_wb\_weBus Cycle in processValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addr Bus address
s\_wb\_data\_i Input data
s\_wb\_sel Device Select

**s\_wb\_bte** Burst Type Extension

**s\_wb\_cti** Cycle Type

**s\_wb\_ack** Bus transaction terminated

s\_wb\_data\_o Output data

**s\_wb\_err** Active high when a bus error is present

# c\_PWR\_RAM

```
localparam c_PWR_RAM = clogb2(
DEPTH
)
```

power of 2 conversion of DEPTH

# c\_RAM\_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

#### up\_rreq

```
wire up_rreq
```

uP read bus request

#### up\_rack

```
reg up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_rdata
```

uP read bus request

#### up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
reg up_wack
```

uP write bus acknowledge

### up\_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

#### up\_wdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_wdata
```

uP write bus data

#### **INSTANTIANTED MODULES**

# inst\_up\_wishbone\_classic

```
up_wishbone_classic #(
    ADDRESS_WIDTH(ADDRESS_WIDTH),
    BUS_WIDTH(BUS_WIDTH)
    inst_up_wishbone_classic ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_v
```

Module instance of up\_wishbone\_classic for the Wishbone Classic bus to the uP bus.

# inst\_dc\_block\_ram

Module instance of dc\_block\_ram that connects to the uP BUS directly.