# wishbone classic block ram.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2024/03/07

#### **INFORMATION**

#### **Brief**

Wishbone classic block RAM core.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### wishbone classic block ram

```
module wishbone_classic_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
```

```
=
512,
parameter
RAM_TYPE
=
"block",
parameter
HEX_FILE
=
""
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_w
```

Wishbone classic block RAM core.

#### **Parameters**

**ADDRESS\_WIDTH** Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX FILE** Hex file to write to RAM.

parameter

#### **Ports**

clk Clock for all devices in the core

rst Positive reset

s\_wb\_cycs\_wb\_stbS\_wb\_weBus Cycle in processValid data transfer cycleS\_wb\_weActive High write, low read

s\_wb\_addr Bus address
s\_wb\_data\_i Input data
s\_wb\_sel Device Select

**s\_wb\_bte** Burst Type Extension

**s\_wb\_cti** Cycle Type

**s\_wb\_ack** Bus transaction terminated

s\_wb\_data\_o Output data

**s\_wb\_err** Active high when a bus error is present

## c\_PWR\_RAM

```
localparam c_PWR_RAM = clogb2(
DEPTH
)
```

power of 2 conversion of DEPTH

## c\_RAM\_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

#### up\_rreq

```
wire up_rreq
```

uP read bus request

### up\_rack

```
reg up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

/
16
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_rdata
```

uP read bus request

#### up\_wreq

```
wire up_wreq
```

uP write bus request

### up\_wack

```
reg up_wack
```

uP write bus acknowledge

## up\_waddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

```
wire [(
BUS_WIDTH*4
)-1:0] up_wdata
```

uP write bus data

#### **INSTANTIANTED MODULES**

## inst\_up\_wishbone\_classic

Module instance of up\_wishbone\_classic for the Wishbone Classic bus to the uP bus.

## inst\_dc\_block\_ram

Module instance of dc\_block\_ram that connects to the uP BUS directly.