# tb\_wishbone\_cocotb.v

## **AUTHORS**

#### **JAY CONVERTINO**

## **DATES**

# 2024/12/10

# **INFORMATION**

# **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE
= "block",
parameter
HEX_FILE
= """
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_stb, input s_wb_we, input s_wb_stb, input s_wb_we, input s_wb_stb, input s_wb_we, input s_wb_stb
```

Test bench for wishbone.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

clk Clock for all devices in the core

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addrBus addresss\_wb\_data\_iInput datas\_wb\_selDevice Selects\_wb\_bteBurst Type Extension

s\_wb\_cti Cycle Type

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

# **INSTANTIATED MODULES**

# dut

```
HEX_FILE(HEX_FILE)
) dut ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_wb_stb(s_wb_stb), .s_v
```

Device under test, wishbone\_classic\_block\_ram