axi lite block ram.v

AUTHORS

JAY CONVERTINO

DATES

2024/03/07

INFORMATION

Brief

axi lite block ram

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axi_lite_block_ram

```
module axi_lite_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
=
512,
parameter
```

```
RAM_TYPE

= "block",
parameter
HEX_FILE
= ""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

axi lite block ram

Parameters

ADDRESS_WIDTH Width of the axi address bus in bits.

parameter

BUS_WIDTH Bus width for data paths in bytes.

parameter

DEPTH Depth of the RAM in terms of data width words.

parameter

RAM_TYPE Used to set the ram_style atribute.

parameter

HEX_FILE Hex file to write to RAM.

parameter

Ports

aclk Clock for all devices in the core

arstn Negative reset Axi Lite aw valid s_axi_awvalid s_axi_awaddr Axi Lite aw addr s_axi_awprot Axi Lite aw prot s_axi_awready Axi Lite aw ready s_axi_wvalid Axi Lite w valid s_axi_wdata Axi Lite w data s_axi_wstrb Axi Lite w strb s_axi_wready Axi Lite w ready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp s_axi_bready Axi Lite b ready s_axi_arvalid Axi Lite ar valid Axi Lite ar addr s_axi_araddr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready s_axi_rvalid Axi Lite r valid s_axi_rdata Axi Lite r data s_axi_rresp Axi Lite r resp s_axi_rready Axi Lite r ready

c_PWR_RAM

```
localparam c_PWR_RAM = clogb2(
DEPTH
```

)

power of 2 conversion of DEPTH

c_RAM_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
reg up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_raddr
```

uP read bus address

up_rdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
reg up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

/
16
)-1:0] up_waddr
```

uP write bus address

up_wdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_axi

Module instance of up_axi for the AXI Lite bus to the uP bus.

inst_dc_block_ram

Module instance of dc_block_ram that connects to the uP BUS directly.