# axi\_lite\_block\_ram.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2024/03/07

### **INFORMATION**

#### **Brief**

axi lite block ram

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axi lite block ram

```
module axi_lite_block_ram #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
DEPTH
```

```
=
512,
parameter
RAM_TYPE
=
"block",
parameter
HEX_FILE
=
""
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

axi lite block ram

#### **Parameters**

**ADDRESS\_WIDTH** Width of the axi address bus in bits.

parameter

**BUS\_WIDTH** Bus width for data paths in bytes.

parameter

**DEPTH** Depth of the RAM in terms of data width words.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

**HEX\_FILE** Hex file to write to RAM.

parameter

#### **Ports**

aclk Clock for all devices in the core

Negative reset arstn s\_axi\_awvalid Axi Lite aw valid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s axi wvalid Axi Lite w valid s axi wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready s\_axi\_arvalid Axi Lite ar valid s\_axi\_araddr Axi Lite ar addr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp Axi Lite r ready s\_axi\_rready

## c\_PWR\_RAM

```
localparam c_PWR_RAM = clogb2(
DEPTH
)
```

power of 2 conversion of DEPTH

## c\_RAM\_DEPTH

```
localparam c_RAM_DEPTH = 2 ** c_PWR_RAM
```

create RAM depth based on power of two depth size.

### up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
reg up_rack
```

uP read bus acknowledge

### up\_raddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_rdata
```

uP read bus request

### up\_wreq

```
wire up_wreq
```

uP write bus request

## up\_wack

```
reg up_wack
```

uP write bus acknowledge

## up\_waddr

```
wire [ADDRESS_WIDTH-(
ADDRESS_WIDTH

16
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

```
wire [(
BUS_WIDTH*8
)-1:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

## inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

## inst\_dc\_block\_ram

```
dc_block_ram #(
    RAM_DEPTH(c_RAM_DEPTH),
    BYTE_WIDTH(BUS_WIDTH),
    ADDR_WIDTH(c_PWR_RAM),
    HEX_FILE(HEX_FILE),
    RAM_TYPE(RAM_TYPE)
```

```
) inst_dc_block_ram ( .rd_clk(aclk), .rd_rstn(arstn), .rd_en(up_rreq), .rd_d
```

Module instance of  $dc_block_ram$  that connects to the uP BUS directly.