tb_cocotb_axi_lite.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
GPIO_WIDTH
=
32,
parameter
```

```
IRQ_ENABLE
=
0
) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite slave to AXI Lite gpio DUT

Parameters

ADDRESS_WIDTH Width of the axi address bus, max 32 bit.

parameter

BUS_WIDTH Widht of the data bus in bytes.

parameter

GPIO_WIDTH Width of the GPIO for inputs and outputs

parameter

IRQ_ENABLE Enable interrupt

parameter

Ports

aclk Clock for all devices in the core

Negative reset arstn Axi Lite aw valid s_axi_awvalid Axi Lite aw addr s_axi_awaddr s_axi_awprot Axi Lite aw prot s_axi_awready Axi Lite aw ready Axi Lite w valid s_axi_wvalid Axi Lite w data s_axi_wdata s_axi_wstrb Axi Lite w strb s_axi_wready Axi Lite w ready s_axi_bvalid Axi Lite b valid s_axi_bresp Axi Lite b resp Axi Lite b ready s_axi_bready s_axi_arvalid Axi Lite ar valid Axi Lite ar addr s_axi_araddr s_axi_arprot Axi Lite ar prot s_axi_arready Axi Lite ar ready s_axi_rvalid Axi Lite r valid s_axi_rdata Axi Lite r data s_axi_rresp Axi Lite r resp s_axi_rready Axi Lite r ready

irq Interrupt when data is received

gpio_io_i Input for GPIO
gpio_io_o Output for GPIO
gpio_io_t Tristate for GPIO

INSTANTIATED MODULES

dut

```
axi_lite_gpio #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH),

GPIO_WIDTH(GPIO_WIDTH),

IRQ_ENABLE(IRQ_ENABLE)
) dut ( .aclk(aclk), .arstn(arstn), .s_axi_awvalid(s_axi_awvalid), .s_axi_av
```

Device under test, axi_lite_gpio