

# BUS\_GPIO



April 1, 2025

Jay Convertino

# Contents

<b>1 Usage</b>	<b>2</b>
1.1 Introduction . . . . .	2
1.2 Dependencies . . . . .	2
1.2.1 axi_lite_gpio Depenecies . . . . .	2
1.2.2 wishbone_standard_gpio Depenecies . . . . .	2
1.2.3 up_gpio Depenecies . . . . .	2
1.3 In a Project . . . . .	3
<b>2 Architecture</b>	<b>3</b>
<b>3 Building</b>	<b>3</b>
3.1 fusesoc . . . . .	3
3.2 Source Files . . . . .	3
3.2.1 axi_lite_gpio File List . . . . .	3
3.2.2 wishbone_standard_gpio File List . . . . .	4
3.2.3 up_gpio File List . . . . .	4
3.3 Targets . . . . .	4
3.3.1 axi_lite_gpio Targets . . . . .	4
3.3.2 wishbone_standard_gpio Targets . . . . .	5
3.3.3 up_gpio Targets . . . . .	5
3.4 Directory Guide . . . . .	5
<b>4 Simulation</b>	<b>6</b>
4.1 iverilog . . . . .	6
4.2 cocotb . . . . .	6
<b>5 Module Documentation</b>	<b>7</b>
5.1 axi_lite_gpio . . . . .	8
5.2 wishbone_standard_gpio . . . . .	12
5.3 up_gpio . . . . .	16
5.3.1 Registers . . . . .	17

# 1 Usage

## 1.1 Introduction

BUS GPIO is a core for interfacing over generic input/output to a bus of choice. The data can then be accessed over a BUS, currently AXI lite or Wishbone Standard, and processed as needed. All input and output over the bus goes out directly to the IO. The following is information on how to use the device in an FPGA, software, and in simulation.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

### 1.2.1 axi\_lite\_gpio Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_gpio:1.0.0
  - AD:common:up\_axi:1.0.0
- dep\_tb
  - AFRL:simulation:axis\_stimulator
  - AFRL:utility:sim\_helper

### 1.2.2 wishbone\_standard\_gpio Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_gpio:1.0.0
  - AFRL:bus:up\_wishbone\_standard:1.0.0

### 1.2.3 up\_gpio Depenecies

- dep
  - AFRL:utility:helper:1.0.0

### 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS GPIO core to that bus. Once this is complete the GPIO pins will need to be routed.

## 2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- **up\_axi** An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_standard** A wishbone standard to uP converter core (see core for documentation).
- **up\_gpio** Takes uP bus and coverts it to interface with general purpose input/output (see module documentation for information 5).

For register documentation please see up\_gpio in 5

## 3 Building

The BUS GPIO is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

#### 3.2.1 axi\_lite\_gpio File List

- src

- src/axi\_lite\_gpio.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_axi\_lite.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_axi\_lite.v': 'file\_type': 'verilogSource'

### 3.2.2 wishbone\_standard\_gpio File List

- src
  - src/wishbone\_standard\_gpio.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_wishbone\_standard.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_wishbone\_standard.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_wishbone\_slave.v

### 3.2.3 up\_gpio File List

- src
  - src/up\_gpio.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_up.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_up.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_up\_gpio.v

## 3.3 Targets

### 3.3.1 axi\_lite\_gpio Targets

- default
  - Info: Default for IP intergration.
- sim\_cocotb
  - Info: Cocotb unit tests

### 3.3.2 wishbone\_standard\_gpio Targets

- default

Info: Default for IP intergration.

- sim

Info: Base simulation using icarus as default.

- sim\_cocotb

Info: Cocotb unit tests

### 3.3.3 up\_gpio Targets

- default

Info: Default for IP intergration.

- sim

Info: Base simulation using icarus as default.

- sim\_cocotb

Info: Cocotb unit tests

## 3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
  - **cocotb** testbench files

## **4 Simulation**

There are a few different simulations that can be run for this core.

### **4.1 iverilog**

iverilog is used for simple test benches for quick verification, visually, of the core.

### **4.2 cocotb**

Future simulations will use cocotb. This feature is not yet implemented.

## 5 Module Documentation

`up_gpio` is the module that provides the general purpose input/output. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS UART can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

`axi_lite_gpio` module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

`wishbone_standard_gpio` module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined.

The next sections document these modules in great detail. `up_gpio` contains the register map explained, and what the various bits do.



## axi\_lite\_gpio.v

## AUTHORS

# JAY CONVERTINO

## DATES

**2024/07/25**

## INFORMATION

## Brief

AXI Lite GPIO is a core for creating a generic programmable input/output

## License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axi\_lite\_gpio

```
module axi_lite_gpio #(
    parameter
    ADDRESS_WIDTH
    =
    32,
    parameter
    GPIO_WIDTH
    =
    32,
    parameter
    IRQ_ENABLE
    =
    0
) ( input aclk, input arstn, input s_axi_aclk, input s_axi_aresetn, input s
```

---

AXI Lite based gpio device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the axi address bus, max 32 bit.
<b>GPIO_WIDTH</b> parameter	Width of the GPIO for inputs and outputs
<b>IRQ_ENABLE</b> parameter	Enable interrupt

## Ports

<b>aclk</b>	Clock for all devices in the core
<b>arstn</b>	Negative reset
<b>s_axi_awvalid</b>	Axi Lite aw valid
<b>s_axi_awaddr</b>	Axi Lite aw addr
<b>s_axi_awprot</b>	Axi Lite aw prot
<b>s_axi_awready</b>	Axi Lite aw ready
<b>s_axi_wvalid</b>	Axi Lite w valid
<b>s_axi_wdata</b>	Axi Lite w data
<b>s_axi_wstrb</b>	Axi Lite w strb
<b>s_axi_wready</b>	Axi Lite w ready
<b>s_axi_bvalid</b>	Axi Lite b valid
<b>s_axi_bresp</b>	Axi Lite b resp
<b>s_axi_bready</b>	Axi Lite b ready
<b>s_axi_arvalid</b>	Axi Lite ar valid
<b>s_axi_araddr</b>	Axi Lite ar addr
<b>s_axi_arprot</b>	Axi Lite ar prot
<b>s_axi_arready</b>	Axi Lite ar ready
<b>s_axi_rvalid</b>	Axi Lite r valid
<b>s_axi_rdata</b>	Axi Lite r data
<b>s_axi_rresp</b>	Axi Lite r resp
<b>s_axi_rready</b>	Axi Lite r ready
<b>irq</b>	Interrupt when data is received
<b>gpio_io_i</b>	Input for GPIO
<b>gpio_io_o</b>	Output for GPIO
<b>gpio_io_t</b>	Tristate for GPIO

## up\_rreq

---

wire up\_rreq

uP read bus request

## up\_rack

---

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
2  
)-1:0] up_raddr
```

/

uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```

uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
2  
)-1:0] up_waddr
```

/

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_axi

---

```
up_axi #(
    .AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

### inst\_up\_gpio

---

```
up_gpio #(
    .ADDRESS_WIDTH(ADDRESS_WIDTH),
    .BUS_WIDTH(4),
    .GPIO_WIDTH(GPIO_WIDTH),
    .IRQ_ENABLE(IRQ_ENABLE)
) inst_up_gpio ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rack
```

Module instance of up\_gpio.

# wishbone\_standard\_gpio.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/07/25

---

## INFORMATION

---

### Brief

---

Wishbone standard UART core.

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## wishbone\_standard\_gpio

---

```
module wishbone_standard_gpio #(
    parameter
    ADDRESS_WIDTH
    =
    32,
    parameter
    BUS_WIDTH
    =
    4,
    parameter
    GPIO_WIDTH
    =
    32,
    parameter
```

```

    IRQ_ENABLE
    =
    0
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in

```

Wishbone Classic Standard based uart device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the address bus in bits, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the data bus in bytes.
<b>GPIO_WIDTH</b> parameter	Width of the GPIO for inputs and outputs
<b>IRQ_ENABLE</b> parameter	Enable interrupt

## Ports

<b>clk</b>	Clock for all devices in the core
<b>rst</b>	Positive reset
<b>s_wb_cyc</b>	Bus Cycle in process
<b>s_wb_stb</b>	Valid data transfer cycle
<b>s_wb_we</b>	Active High write, low read
<b>s_wb_addr</b>	Bus address
<b>s_wb_data_i</b>	Input data
<b>s_wb_sel</b>	Device Select
<b>s_wb_ack</b>	Bus transaction terminated
<b>s_wb_data_o</b>	Output data
<b>s_wb_err</b>	Active high when a bus error is present
<b>irq</b>	Interrupt when data is received
<b>gpio_io_i</b>	Input for GPIO
<b>gpio_io_o</b>	Output for GPIO
<b>gpio_io_t</b>	Tristate for GPIO

## up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
  
2  
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```

uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
  
2  
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_wishbone\_standard

---

```
up_wishbone_standard #(  
  
  
.
```

```

ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH)
) inst_up_wishbone_standard ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s

```

Module instance of up\_wishbone\_standard for the Wishbone Classic Standard bus to the uP bus.

## inst\_up\_gpio

```

up_gpio #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
GPIO_WIDTH(GPIO_WIDTH),
IRQ_ENABLE(IRQ_ENABLE)
) inst_up_gpio ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rack)

```

Module instance of up\_gpio.



# up\_gpio.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/07/25

---

## INFORMATION

---

### Brief

---

uP Core for interfacing with general purpose input/output.

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## up\_gpio

---

```
module up_gpio #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  GPIO_WIDTH
  =
  32,
  parameter
```

```

    IRQ_ENABLE
    =
    0
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WIDTH-1:0] up_raddr, output [ADDRESS_WIDTH-1:0] up_rdata, input [ADDRESS_WIDTH-1:0] up_waddr, output [ADDRESS_WIDTH-1:0] up_wdata, input irq, input gpio_io_i, output gpio_io_o, tri-state gpio_io_t)

```

uP based GPIO device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port.
<b>GPIO_WIDTH</b> parameter	Width of the GPIO for inputs and outputs
<b>IRQ_ENABLE</b> parameter	Enable interrupt

## Ports

<b>clk</b>	Clock for all devices in the core
<b>rstn</b>	Negative reset
<b>up_rreq</b>	uP bus read request
<b>up_rack</b>	uP bus read ack
<b>up_raddr</b>	uP bus read address
<b>up_rdata</b>	uP bus read data
<b>up_wreq</b>	uP bus write request
<b>up_wack</b>	uP bus write ack
<b>up_waddr</b>	uP bus write address
<b>up_wdata</b>	uP bus write data
<b>irq</b>	Interrupt when data is received
<b>gpio_io_i</b>	Input for GPIO
<b>gpio_io_o</b>	Output for GPIO
<b>gpio_io_t</b>	Tristate for GPIO

## DIVISOR

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

## REGISTER INFORMATION

Core has 4 registers at the offsets that follow.

<b>GPIO_DATA</b>	h000
<b>GPIO_TRI</b>	h004
<b>GPIO2_DATA</b>	h008 N/A
<b>GPIO2_TRI</b>	h00C N/A
<b>GIER</b>	h11C


**IP\_ISR**            h120  
**IP\_IER**            h128

## GPIO\_DATA

---

```
localparam GPIO_DATA = 12'h000 >> DIVISOR
```

Defines the address offset for GPIO DATA



Valid bits are from GPIO\_WIDTH:0, input or output data.

## GPIO\_TRI

---

```
localparam GPIO_TRI = 12'h004 >> DIVISOR
```

Defines the address offset for GPIO TRI.



Valid bits are from GPIO\_WIDTH:0, 1 indicates input, 0 is output.

## GPIO2\_DATA

---

```
localparam GPIO2_DATA = 12'h008 >> DIVISOR
```

Defines the address offset for GPIO2 DATA

GPIO2 DATA
31:0
UNUSED

Valid bits are from GPIO2\_WIDTH:0, input or output data. This Register is not implimented in this design.

## GPIO2\_TRI

```
localparam GPIO2_TRI = 12'h00C >> DIVISOR
```

Defines the address offset for GPIO2 TRI.

GPIO2 TRI
31:0
UNUSED

Valid bits are from GPIO2\_WIDTH:0, 1 indicates input, 0 is output. This register is not implimented in this design.

## GIER

```
localparam GIER = 12'h11C >> DIVISOR
```

Defines the address offset for GIER.

GIER	
31	30:0
Global IRQ Ena	UNUSED

Bit 31 is the Global interrupt enable. Write a 1 to enable interrupts.

## IP\_ISR

```
localparam IP_ISR = 12'h120 >> DIVISOR
```

Defines the address offset for IP\_ISR.

IP ISR	
31:1	0
UNUSED	IRQ Status

Bit 0 is GPIO IRQ status, On write this will toggle(acknowledge) the interrupt.

## IP\_IER

---

```
localparam IP_IER = 12'h128 >> DIVISOR
```

Defines the address offset to set the control bits.

IP IER	
31:1	0
UNUSED	IRQ Ena

Bit 0 is GPIO IRQ enable interrupt. Write a 1 to bit 0 to enable interrupt.