tb cocotb wishbone standard.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/30

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
Θ
)
                                                                                (
input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
 .
[BUS_WIDTH*8-1:0]
s_wb_data_i,
input
 [BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
 [SELECT_WIDTH-1:0]
ss_n
```

Wishbone Standard based SPI Master device.

Parameters

ADDRESS_WIDTH

Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).

parameter

WORD_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

data registers. Must be less than or equal to BUS_WIDTH 1 to 4. parameter

CLOCK_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate.

SELECT_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

DEFAULT_RATE_DIV Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV) parameter

DEFAULT_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT_CPHA Default clock phase for the core (0 or 1).

parameter

input

Ports

clk Clock for all devices in the core

Positive reset rst

input

s_wb_cyc Bus Cycle in process

Valid data transfer cycle s_wb_stb

s_wb_we Active High write, low read

input

 s_wb_addr Bus address

input [ADDRESS_WIDTH- 1:0]

s_wb_data_i Input data

input [BUS_WIDTH* 8- 1:0]

Device Select

input [BUS_WIDTH- 1:0]

s wb ack Bus transaction terminated output [BUS_WIDTH- 1:0]

s_wb_data_o Output data

output [BUS_WIDTH* 8- 1:0]

s_wb_err Active high when a bus error is present output [BUS_WIDTH* 8- 1:0]

Interrupt when data is received irq

output [BUS_WIDTH* 8- 1:0]

spi clock, should only drive output pins to devices. sclk output [BUS_WIDTH* 8- 1:0]

transmit for master output output [BUS_WIDTH* 8- 1:0]

receive for master input

input [BUS_WIDTH* 8- 1:0]

ss_n slave select output

output [SELECT_WIDTH- 1:0]

INSTANTIATED MODULES

dut

Device under test, wishbone_standard_spi_master