BUS_UART



November 14, 2024

Jay Convertino

Contents

1	1.2	ge 2 Introduction 2 Dependencies 2 1.2.1 axi_lite_uart Depenecies 2 1.2.2 wishbone_classic_uart Depenecies 2 1.2.3 up_uart Depenecies 3 In a Project 3
2	Arc	hitecture 3
3	3.1 3.2 3.3	Iding 3 fusesoc 4 Source Files 4 3.2.1 axi_lite_uart File List 4 3.2.2 wishbone_classic_uart File List 4 3.2.3 up_uart File List 4 Targets 5 3.3.1 axi_lite_uart Targets 5 3.3.2 wishbone_classic_uart Targets 6 3.3.3 up_uart Targets 7 Directory Guide 7
4	4.1	valuation 8 iverilog
5	5.1 5.2	dule Documentation 9 axi_lite_uart 10 wishbone_classic_uart 15 up_uart 20 5 3 1 Registers 21

1 Usage

1.1 Introduction

BUS UART is a core for interfacing over RS232 UART to a bus of choice. The core will process data to and from the UART. The data can then be accessed over a BUS, currently AXI lite or Wishbone Classic, and processed as needed. All input and output over the bus goes into FIFOs that is then tied to the AXIS UART core. The following is information on how to use the device in an FPGA, software, and in simulation.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- · cocotb (simulation)

1.2.1 axi_lite_uart Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device:up uart:1.0.0
 - AD:common:up axi:1.0.0
- · dep_tb
 - AFRL:simulation:axis_stimulator
 - AFRL:utility:sim_helper

1.2.2 wishbone_classic_uart Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device:up_uart:1.0.0
 - AFRL:bus:up_wishbone_classic:1.0.0

1.2.3 up_uart Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:device converter:axis uart:1.0.0
 - AFRL:buffer:fifo

1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS UART core to that bus. Once this is complete the UART pins will need to be routed so they match the UART device or other.

2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- axis_uart Interface with UART and present the data over AXIS interface (see core for documentation).
- **fifo** Used for RX and TX FIFO instances. Set to 16 words buffer max (see core for documentation).
- up_axi An AXI Lite to uP converter core (see core for documentation).
- up_wishbone_classic A wishbone classic to uP converter core (see core for documentation).
- up_uart Takes uP bus and coverts it to interface with the RX/TX FIFOs and the AXIS UART (see module documentation for information 5).

For register documentation please see up uart in 5

3 Building

The BUS UART is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 axi_lite_uart File List

• src

Type: verilogSource - src/axi lite uart.v

• tb

Type: verilogSource

- tb/tb uart.v

3.2.2 wishbone_classic_uart File List

• src

Type: verilogSource

- src/wishbone_classic_uart.v

• tb

Type: verilogSource

- tb/tb_wishbone_slave.v

3.2.3 up_uart File List

src

Type: verilogSource

- src/up_uart.v

• tb

Type: verilogSource

- tb/tb up uart.v

3.3 Targets

3.3.1 axi_lite_uart Targets

- default
 - Info: Default for IP intergration.
 - src
 - dep
- sim

Info: Base simulation using icarus as default.

- src
- dep
- tb
- dep_tb
- IN_FILE_NAME
- OUT_FILE_NAME
- RAND_READY
- sim_rand_data

Info: Use random data as sim input.

- src
- dep
- tb
- dep tb
- IN_FILE_NAME=random.bin
- OUT_FILE_NAME=out_random.bin
- RAND_READY
- FIFO_DEPTH
- sim_rand_ready_rand_data

Info: Use random data with a random ready as sim input.

- src
- dep
- tb
- dep_tb
- IN_FILE_NAME=random.bin
- OUT_FILE_NAME=out_random.bin

- RAND_READY=1
- FIFO_DEPTH
- sim_8bit_count_data

Info: Use counter data as sim input.

- src
- dep
- tb
- dep_tb
- IN_FILE_NAME=8bit_count.bin
- OUT_FILE_NAME=out_8bit_count.bin
- RAND_READY
- FIFO DEPTH
- sim_rand_ready_8bit_count_data

Info: Use counter data with a random ready as sim input.

- src
- dep
- tb
- dep_tb
- IN_FILE_NAME=8bit_count.bin
- OUT_FILE_NAME=out_8bit_count.bin
- RAND_READY=1
- FIFO_DEPTH

3.3.2 wishbone_classic_uart Targets

default

Info: Default for IP intergration.

- src
- dep
- sim

Info: Base simulation using icarus as default.

- src
- dep
- tb

3.3.3 up_uart Targets

default

Info: Default for IP intergration.

- src
- dep
- sim

Info: Base simulation using icarus as default.

- src
- dep
- tb

3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
 - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
 - cocotb testbench files

4 Simulation

There are a few different simulations that can be run for this core.

4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

5 Module Documentation

up_uart is the module that integrates the AXIS UART core. This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS UART can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

axi_lite_uart module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

wishbone_classic_uart module adds a Wishbone Classic to uP (microprocessor) bus converter. This converter was designed for Wishbone Classic only, NOT pipelined.

The next sections document these modules in great detail. up_uart contains the register map explained, and what the various bits do.

axi_lite_uart.v

AUTHORS

JAY CONVERTINO

DATES

2024/02/29

INFORMATION

Brief

AXI Lite UART is a core for interfacing with UART devices.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

axi_lite_uart

```
module axi_lite_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
CLOCK_SPEED
=
100000000,
parameter
BAUD_RATE
```

```
115200,
parameter
PARITY_ENA
parameter
PARITY_TYPE
parameter
STOP_BITS
parameter
DATA_BITS
parameter
RX_DELAY
parameter
RX_BAUD_DELAY
parameter
TX_DELAY
parameter
TX_BAUD_DELAY
) ( input aclk, input arstn, input s_axi_aclk, input s_axi_aresetn, input s_
```

AXI Lite based uart device.

Parameters

ADDRESS_WIDTH Width of the axi address bus parameter **CLOCK SPEED** This is the aclk frequency in Hz BAUD_RATE Serial Baud, this can be any value including non-standard.

PARITY_ENA Enable Parity for the data in and out.

parameter

parameter

Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space. PARITY_TYPE

parameter

STOP_BITS Number of stop bits, 0 to crazy non-standard amounts.

parameter

DATA BITS Number of data bits, 1 to crazy non-standard amounts.

parameter

RX DELAY Delay in rx data input.

RX_BAUD_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is

midpoint when rx delay is 0). parameter

TX_DELAY Delay in tx data output. Delays the time to output of the data. parameter

parameter

TX_BAUD_DELAY

s_axi_wready

Delay in tx baud enable. This will delay the time the bit output starts.

Ports

aclk	Clock for all devices in the core
arstn	Negative reset
s_axi_awvalid	Axi Lite aw valid
s_axi_awaddr	Axi Lite aw addr
s_axi_awprot	Axi Lite aw prot
s_axi_awready	Axi Lite aw ready
s_axi_wvalid	Axi Lite w valid
s_axi_wdata	Axi Lite w data
s_axi_wstrb	Axi Lite w strb

Axi Lite w ready

s_axi_bvalid
 s_axi_bresp
 s_axi_bready
 s_axi_bready
 s_axi_arvalid
 s_axi_araddr
 s_axi_arprot
 s_axi_arready
 Axi Lite ar addr
 s_axi_arprot
 Axi Lite ar prot
 Axi Lite ar prot
 Axi Lite ar ready

s_axi_rvalid Axi Lite r valid
s_axi_rdata Axi Lite r data
s_axi_rresp Axi Lite r resp
s_axi_rready Axi Lite r ready

irq Interrupt when data is received
 tx transmit for UART (output to RX)
 rx receive for UART (input from TX)
 rts request to send is a loop with CTS
 cts clear to send is a loop with RTS

up_rreq

wire up_rreq

uP read bus request

up_rack

wire up_rack

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_axi

```
up_axi #(
.
AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up_axi for the AXI Lite bus to the uP bus.

inst_up_uart

```
up_uart #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
BAUD_RATE(BAUD_RATE),
PARITY_ENA(PARITY_ENA),
PARITY_TYPE(PARITY_TYPE),
STOP_BITS(STOP_BITS),
DATA_BITS(DATA_BITS),
RX_DELAY(RX_DELAY),
RX_BAUD_DELAY(RX_BAUD_DELAY),
TX_DELAY(TX_DELAY),
TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_ref)
```

Module instance of up_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

wishbone classic uart.v

AUTHORS

JAY CONVERTINO

DATES

2024/02/29

INFORMATION

Brief

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

wishbone_classic_uart

```
module wishbone_classic_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
```

```
1000000000,
 parameter
BAUD_RATE
 115200,
 parameter
 PARITY_ENA
 parameter
 PARITY_TYPE
parameter
 STOP_BITS
parameter
 DATA_BITS
parameter
 RX_DELAY
Θ,
parameter
 RX_BAUD_DELAY
parameter
 TX_DELAY
parameter
TX_BAUD_DELAY
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

AXI Lite based uart device.

Parameters

ADDRESS_WIDTH Width of the address bus in bits.

parameter

BUS_WIDTH Width of the data bus in bytes.

parameter

CLOCK_SPEED This is the aclk frequency in Hz

parameter

BAUD_RATE Serial Baud, this can be any value including non-standard.

parameter

PARITY_ENA Enable Parity for the data in and out.

parameter

PARITY_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

parameter

STOP_BITS Number of stop bits, 0 to crazy non-standard amounts.

parameter

DATA_BITS Number of data bits, 1 to crazy non-standard amounts.

parameter

RX_DELAY Delay in rx data input.

parameter

RX_BAUD_DELAY

Delay in rx baud enable. This will delay when we sample a bit (default is

parameter

Delay in tx data output. Delays the time to output of the data.

TX_DELAY

TX_BAUD_DELAY Delay in tx baud enable. This will delay the time the bit output starts.

midpoint when rx delay is 0).

parameter

Ports

clk Clock for all devices in the core

rst Positive reset

s_wb_cycs_wb_stbValid data transfer cycles_wb_weActive High write, low read

s_wb_addr Bus address
s_wb_data_i Input data
s_wb_sel Device Select

s_wb_bte Burst Type Extension

s_wb_cti Cycle Type

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

s_wb_err Active high when a bus error is present

irq Interrupt when data is received
 tx transmit for UART (output to RX)
 rx receive for UART (input from TX)
 rts request to send is a loop with CTS
 cts clear to send is a loop with RTS

up rreq

wire up_rreq

uP read bus request

up_rack

wire up_rack

uP read bus acknowledge

up_raddr

wire [ADDRESS_WIDTH-3:0] up_raddr

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack
```

uP write bus acknowledge

up_waddr

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_wishbone_classic

Module instance of up_wishbone_classic for the Wishbone Classic bus to the uP bus.

inst_up_uart

```
up_uart #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
BAUD_RATE(BAUD_RATE),
PARITY_ENA(PARITY_ENA),
PARITY_TYPE(PARITY_TYPE),
STOP_BITS(STOP_BITS),
DATA_BITS(DATA_BITS),
RX_DELAY(RX_DELAY),
RX_BAUD_DELAY(RX_BAUD_DELAY),
TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(clk), .rstn(~rst), .up_rreq(up_rreq), .up_rack(up_rack)
```

Module instance of up_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

up uart.v

AUTHORS

JAY CONVERTINO

DATES

2024/02/29

INFORMATION

Brief

uP Core for interfacing with axis uart.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

up_1553

uP based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the uP address port.

BUS_WIDTH Width of the uP bus data port.

CLOCK SPEED This is the aclk frequency in Hz

BAUD_RATE Serial Baud, this can be any value including non-standard.

PARITY_ENA Enable Parity for the data in and out.

PARITY_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

STOP_BITS Number of stop bits, 0 to crazy non-standard amounts.

DATA BITS Number of data bits, 1 to crazy non-standard amounts.

RX_DELAY Delay in rx data input.

RX_BAUD_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is

midpoint when rx delay is 0).

TX_DELAY Delay in tx data output. Delays the time to output of the data.

TX_BAUD_DELAY Delay in tx baud enable. This will delay the time the bit output starts.

Ports

clk Clock for all devices in the core

Negative reset rstn up_rreq uP bus read request up_rack uP bus read ack up_raddr uP bus read address up_rdata uP bus read data up_wreq uP bus write request up_wack uP bus write ack up_waddr uP bus write address up wdata uP bus write data

irq Interrupt when data is received
 tx transmit for UART (output to RX)
 rx receive for UART (input from TX)
 rts request to send is a loop with CTS
 cts clear to send is a loop with RTS

FIFO DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

REGISTER INFORMATION

Core has 4 registers at the offsets that follow.

RX_FIFO_REG h0
TX_FIFO_REG h4
STATUS_REG h8
CONTROL REG hC

RX_FIFO_REG

```
localparam RX_FIFO_REG = 4'h0
```

Defines the address offset for RX FIFO

RX FIFO REGISTER				
31:8	7:0			
UNUSED	RECEIVED DATA			

Valid bits are from DATA_BITS:0, which are data.

TX_FIFO_REG

```
localparam TX_FIFO_REG = 4'h4
```

Defines the address offset to write the TX FIFO.

TX FIFO REGISTER				
31:8	7:0			
UNUSED	TRANSMIT DATA			

Valid bits are from DATA_BITS:0, which are data.

STATUS_REG

```
localparam STATUS_REG = 4'h8
```

Defines the address offset to read the status bits.

STATUS REGISTER								
31:8	7	6	5	4	3	2	1	0
UNUSED	PE	FE	OE	irq_en	tx_full	tx_empty	rx_full	rx_valid

Status Register Bits

PE 7, Parity error, active high on error
FE 6, Frame error, active high on error
OE 5, Overrun error, active high on error

irq_en 4, 1 when the IRQ is enabled by CONTROL_REG

tx_full 3, When 1 the tx fifo is full.tx_empty 2, When 1 the tx fifo is empty.

rx_full 1, When 1 the rx fifo is full.

rx_valid 0, When 1 the rx fifo contains valid data.

CONTROL REG

```
localparam CONTROL_REG = 4'hC
```

Defines the address offset to set the control bits.

CONTROL REGISTER								
31:5	4	3:2	1	0				
UNUSED	ENA INTR BIT	UNUSED	RST RX BIT	RST TX BIT				

See Also: ENABLE_INTR_BIT, RESET_RX_BIT, RESET_TX_BIT

Control Register Bits

ENABLE_INTR_BIT4, Control Register offset bit for enabling the interrupt.RESET_RX_BIT1, Control Register offset bit for resetting the RX FIFO.RESET_TX_BIT0, Control Register offset bit for resetting the TX FIFO.

INSTANTIATED MODULES

inst_axis_uart

```
axis_uart #(

BAUD_CLOCK_SPEED(CLOCK_SPEED),

BAUD_RATE(BAUD_RATE),

PARITY_ENA(PARITY_ENA),

PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

RX_DELAY(RX_DELAY),

RX_BAUD_DELAY(RX_BAUD_DELAY),

TX_DELAY(TX_DELAY),

TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_axis_uart ( .aclk(clk), .arstn(rstn), .parity_err(s_parity_err), .fra
```

UART instance with AXIS interface for TX/RX

inst_rx_fifo

```
fifo #(
fifo_DEPTH(FiFo_DEPTH),

BYTE_WIDTH(BUS_WIDTH),

COUNT_WIDTH(8),

FWFT(1),

RD_SYNC_DEPTH(0),

WR_SYNC_DEPTH(0),

COUNT_DELAY(0),

COUNT_ENA(0),

ACK_ENA(0),

RAM_TYPE("block")
) inst_rx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_rx_delay[0]), .rd_en(s)
```

Buffer up to 16 items output from the axis_1553_encoder.

inst_tx_fifo

Buffer up to 16 items to input to the axis_1553_decoder.