wishbone_standard_spi_master.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/30

INFORMATION

Brief

Wishbone Standard SPI Master core.

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

wishbone_standard_spi_master

```
module wishbone_standard_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
100000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                                         (
input
wire
clk,
input
wire
rst,
input
wire
s_wb_cyc,
input
wire
s_wb_stb,
input
wire
s_wb_we,
input
wire
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
wire
 [BUS_WIDTH*8-1:0]
s_wb_data_i,
input
wire
 [BUS_WIDTH-1:0]
s_wb_sel,
output
wire
s_wb_ack,
output
wire
[BUS_WIDTH*8-1:0]
s_wb_data_o,
output
wire
s_wb_err,
output
wire
irq,
output
```

```
wire
sclk,
output
wire
mosi,
input
wire
miso,
output
wire
[SELECT_WIDTH-1:0]
ss_n
)
```

Wishbone Standard based SPI Master device.

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit. parameter

BUS_WIDTH Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

parameter data registers. Must be less than or equal to BUS_WIDTH. VALID: 1 to 4.

CLOCK_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

parameter is divided by the rate.

SELECT_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

parameter

parameter

DEFAULT_RATE_DIV Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)

DEFAULT_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT_CPHA Default clock phase for the core (0 or 1).

parameter

input wire

FIFO_ENABLE Enable a 16 word fifo for rx and tx. All words put into the fifo together will keep

parameter chip select low.

Ports

clk Clock for all devices in the core

rst Positive reset

input wire

s_wb_cycBus Cycle in process
input wire

s_wb_stb Valid data transfer cycle

s_wb_we Active High write, low read input wire

s_wb_addr Bus address

input wire [ADDRESS_WIDTH- 1:0]

s_wb_data_i Input data

input wire [BUS_WIDTH* 8- 1:0]

s_wb_sel Device Select

input wire [BUS_WIDTH- 1:0]

s_wb_ack Bus transaction terminated

output wire

```
s_wb_data_o
                                     Output data
output wire [BUS_WIDTH* 8- 1:0]
                                     Active high when a bus error is present
s_wb_err
output wire
                                     Interrupt when data is received
irq
output wire
sclk
                                     spi clock, should only drive output pins to devices.
output wire
mosi
                                     transmit for master output
output wire
miso
                                     receive for master input
input wire
                                     slave select output
ss_n
output wire [SELECT_WIDTH- 1:0]
```

up_rreq

```
wire up_rreq
```

uP read bus request

up_rack

```
wire up_rack
```

uP read bus acknowledge

up_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_raddr
```

uP read bus address

up_rdata

```
wire [31:0] up_rdata
```

uP read bus request

up_wreq

```
wire up_wreq
```

uP write bus request

up_wack

```
wire up_wack

uP write bus acknowledge
```

up_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
2
)-1:0] up_waddr
```

uP write bus address

up_wdata

```
wire [31:0] up_wdata
```

uP write bus data

INSTANTIANTED MODULES

inst_up_wishbone_standard

 ${\it Module\ instance\ of\ up_wishbone_standard\ for\ the\ Wishbone\ Classic\ Standard\ bus\ to\ the\ uP\ bus.}$

inst_up_spi_master

Module instance of up $_$ spi $_$ master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.