# **BUS\_UART**



April 1, 2025

Jay Convertino

# **Contents**

1	Usa	
		Introduction
	1.2	Dependencies
		1.2.1 axi_lite_uart Depenecies 2
		1.2.2 wishbone_standard_uart Depender 2
		1.2.3 up_uart Depenecies
	1.3	In a Project
2	Arc	hitecture 3
3	Bui	lding 3
	3.1	fusesoc
	3.2	Source Files
		3.2.1 axi lite uart File List 4
		3.2.2 wishbone_standard_uart File List 4
		3.2.3 up_uart File List
	3.3	Targets
		3.3.1 axi_lite_uart Targets
		3.3.2 wishbone_standard_uart Targets 5
		3.3.3 up_uart Targets
	3.4	Directory Guide 6
4	Sim	ulation 7
-		iverilog
	4.2	cocotb
5	Мо	dule Documentation 8
	5.1	axi_lite_uart
		wishbone standard uart
		up_uart 19
		5.3.1 Registers

# 1 Usage

#### 1.1 Introduction

BUS UART is a core for interfacing over RS232 UART to a bus of choice. The core will process data to and from the UART. The data can then be accessed over a BUS, currently AXI lite or Wishbone Standard, and processed as needed. All input and output over the bus goes into FIFOs that is then tied to the AXIS UART core. The following is information on how to use the device in an FPGA, software, and in simulation.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- · cocotb (simulation)

# 1.2.1 axi\_lite\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up uart:1.0.0
  - AD:common:up axi:1.0.0
- · dep tb
  - AFRL:simulation:axis\_stimulator
  - AFRL:utility:sim\_helper

## 1.2.2 wishbone\_standard\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_uart:1.0.0
  - AFRL:bus:up\_wishbone\_standard:1.0.0

## 1.2.3 up\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device converter:axis uart:1.0.0
  - AFRL:buffer:fifo

# 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS UART core to that bus. Once this is complete the UART pins will need to be routed so they match the UART device or other.

# 2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- axis\_uart Interface with UART and present the data over AXIS interface (see core for documentation).
- fifo Used for RX and TX FIFO instances. Set to 16 words buffer max (see core for documentation).
- up\_axi An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_standard** A wishbone standard to uP converter core (see core for documentation).
- up\_uart Takes uP bus and coverts it to interface with the RX/TX FIFOs and the AXIS UART (see module documentation for information 5).

For register documentation please see up uart in 5

# 3 Building

The BUS UART is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

#### 3.2 Source Files

# 3.2.1 axi\_lite\_uart File List

- src
  - src/axi\_lite\_uart.v
- tb cocotb
  - 'tb/tb\_cocotb\_axi\_lite.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb cocotb axi lite.v': 'file type': 'verilogSource'
- tb
  - tb/tb uart.v

## 3.2.2 wishbone\_standard\_uart File List

- src
  - src/wishbone standard uart.v
- tb cocotb
  - 'tb/tb\_cocotb\_wishbone\_standard.py': 'file\_type': 'user', 'copyto':
  - 'tb/tb\_cocotb\_wishbone\_standard.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_wishbone\_slave.v

# 3.2.3 up\_uart File List

- src
  - src/up\_uart.v
- tb cocotb
  - 'tb/tb\_cocotb\_up.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_up.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_up\_uart.v

# 3.3 Targets

## 3.3.1 axi\_lite\_uart Targets

default

Info: Default for IP intergration.

sim\_cocotb

Info: Cocotb unit tests

# 3.3.2 wishbone\_standard\_uart Targets

default

Info: Default for IP intergration.

• sim

Info: Base simulation using icarus as default.

sim cocotb

Info: Cocotb unit tests

## 3.3.3 up\_uart Targets

default

Info: Default for IP intergration.

• sim

Info: Base simulation using icarus as default.

• sim\_cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

# 4 Simulation

There are a few different simulations that can be run for this core.

# 4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

# 4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

# 5 Module Documentation

up\_uart is the module that integrates the AXIS UART core. This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS UART can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

axi\_lite\_uart module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

wishbone\_standard\_uart module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined.

The next sections document these modules in great detail. up\_uart contains the register map explained, and what the various bits do.

# axi lite uart.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2024/02/29

#### **INFORMATION**

#### **Brief**

AXI Lite UART is a core for interfacing with UART devices.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### axi\_lite\_uart

```
module axi_lite_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
CLOCK_SPEED
=
100000000,
parameter
BAUD_RATE
=
115200,
parameter
```

```
PARITY_ENA
 parameter
PARITY_TYPE
 parameter
 STOP_BITS
parameter
 DATA_BITS
 8,
 parameter
 RX_DELAY
parameter
 RX_BAUD_DELAY
Θ.
parameter
 TX_DELAY
 parameter
 TX_BAUD_DELAY
) ( input aclk, input arstn, input s_axi_aclk, input s_axi_aresetn, input s_
```

AXI Lite based uart device.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

**BAUD\_RATE** Serial Baud, this can be any value including non-standard.

parameter

**PARITY\_ENA** Enable Parity for the data in and out.

parameter

**PARITY\_TYPE** Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

parameter

**STOP\_BITS** Number of stop bits, 0 to crazy non-standard amounts.

parameter

**DATA\_BITS** Number of data bits, 1 to crazy non-standard amounts.

parameter

**RX\_DELAY** Delay in rx data input.

parameter

RX\_BAUD\_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is midpoint

parameter when rx delay is 0).

**TX\_DELAY** Delay in tx data output. Delays the time to output of the data.

parameter

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

aclk Clock for all devices in the core Negative reset arstn Axi Lite aw valid s\_axi\_awvalid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready s\_axi\_arvalid Axi Lite ar valid s\_axi\_araddr Axi Lite ar addr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp s\_axi\_rready Axi Lite r ready irq Interrupt when data is received transmit for UART (output to RX) tx receive for UART (input from TX) rx request to send is a loop with CTS rts cts clear to send is a loop with RTS

## up\_rreq

wire up\_rreq

uP read bus request

# up\_rack

wire up\_rack

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

/
```

```
)-1:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

## up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

# **INSTANTIANTED MODULES**

# inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)

) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

# inst\_up\_uart

```
up_uart #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
BAUD_RATE(BAUD_RATE),
PARITY_ENA(PARITY_ENA),
PARITY_TYPE(PARITY_TYPE),
STOP_BITS(STOP_BITS),
DATA_BITS(DATA_BITS),
RX_DELAY(RX_DELAY),
RX_BAUD_DELAY(RX_BAUD_DELAY),
TX_DELAY(TX_DELAY),
TX_DELAY(TX_DELAY),
TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rate)
```

Module instance of up\_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

# wishbone\_standard\_uart.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/02/29

## **INFORMATION**

#### **Brief**

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### wishbone standard uart

```
module wishbone_standard_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
BAUD_RATE
 115200,
 parameter
 PARITY_ENA
 parameter
 PARITY_TYPE
parameter
 STOP_BITS
 1,
parameter
DATA_BITS
 parameter
 RX_DELAY
Θ,
 parameter
RX_BAUD_DELAY
 parameter
 TX_DELAY
Θ,
 parameter
 TX_BAUD_DELAY
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

Wishbone Standard based uart device.

#### **Parameters**

ADDRESS\_WIDTH Width of the address bus in bits. parameter BUS\_WIDTH Width of the data bus in bytes. CLOCK\_SPEED This is the aclk frequency in Hz parameter BAUD\_RATE Serial Baud, this can be any value including non-standard. parameter PARITY\_ENA Enable Parity for the data in and out. parameter PARITY\_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space. parameter STOP\_BITS Number of stop bits, 0 to crazy non-standard amounts. parameter

**DATA\_BITS** Number of data bits, 1 to crazy non-standard amounts.

parameter

**RX\_DELAY** Delay in rx data input.

RX\_BAUD\_DELAY

Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0)

when rx delay is 0).

**TX\_DELAY** Delay in tx data output. Delays the time to output of the data.

parameter

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

clk Clock for all devices in the core

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addrs\_wb\_data\_is\_wb\_selBus addressInput dataDevice Select

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

tx transmit for UART (output to RX)
rx receive for UART (input from TX)
rts request to send is a loop with CTS
cts clear to send is a loop with RTS

## up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
//
```

uP read bus address

## up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

# up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

## **INSTANTIANTED MODULES**

# inst\_up\_wishbone\_standard

Module instance of up\_wishbone\_standard for the Wishbone Classic Standard bus to the uP bus.

# inst\_up\_uart

```
up_uart #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
BAUD_RATE(BAUD_RATE),
PARITY_ENA(PARITY_ENA),
PARITY_TYPE(PARITY_TYPE),
STOP_BITS(STOP_BITS),
DATA_BITS(DATA_BITS),
RX_DELAY(RX_DELAY),
RX_BAUD_DELAY(RX_BAUD_DELAY),
TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(clk), .rstn(~rst), .up_rreq(up_rreq), .up_rack(up_rack)
```

Module instance of up\_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

# up\_uart.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2024/02/29

#### **INFORMATION**

#### **Brief**

uP Core for interfacing with axis uart.

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### up\_uart

```
module up_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
BAUD_RATE
2000000,
 parameter
 PARITY_ENA
 parameter
PARITY_TYPE
parameter
 STOP_BITS
 1.
 parameter
DATA_BITS
 parameter
 RX_DELAY
Θ,
 parameter
RX_BAUD_DELAY
 parameter
 TX_DELAY
Θ,
 parameter
 TX_BAUD_DELAY
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WI
```

uP based uart communications device.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit. parameter BUS\_WIDTH Width of the uP bus data port. CLOCK\_SPEED This is the aclk frequency in Hz parameter BAUD\_RATE Serial Baud, this can be any value including non-standard. parameter PARITY\_ENA Enable Parity for the data in and out. parameter PARITY\_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space. parameter

STOP\_BITS Number of stop bits, 0 to crazy non-standard amounts.

parameter

DATA\_BITS Number of data bits, 1 to crazy non-standard amounts. parameter

RX\_DELAY

Delay in rx data input.

RX\_BAUD\_DELAY

Delay in rx baud enable. This will delay when we sample a bit (default is midpoint

when rx delay is 0).

**TX\_DELAY** Delay in tx data output. Delays the time to output of the data.

parameter

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

clk Clock for all devices in the core

Negative reset rstn uP bus read request up\_rreq up\_rack uP bus read ack up\_raddr uP bus read address uP bus read data up\_rdata uP bus write request up\_wreq up\_wack uP bus write ack up\_waddr uP bus write address up\_wdata uP bus write data

irq Interrupt when data is received
tx transmit for UART (output to RX)
rx receive for UART (input from TX)
rts request to send is a loop with CTS
cts clear to send is a loop with RTS

#### **DIVISOR**

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

#### FIFO\_DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

#### **REGISTER INFORMATION**

Core has 4 registers at the offsets that follow.

RX\_FIFO\_REG h0
TX\_FIFO\_REG h4
STATUS\_REG h8
CONTROL\_REG hC

#### RX\_FIFO\_REG

```
localparam RX_FIFO_REG = 4'h0 >> DIVISOR
```

Defines the address offset for RX FIFO

RX FIFO REGISTER				
31:8	7:0			
UNUSED	RECEIVED DATA			

Valid bits are from DATA\_BITS:0, which are data. Multiply by 4 to get register offset on bus.

## TX FIFO REG

```
localparam TX_FIFO_REG = 4'h4 >> DIVISOR
```

Defines the address offset to write the TX FIFO.

TX FIFO REGISTER					
31:8	7:0				
UNUSED	TRANSMIT DATA				

Valid bits are from DATA\_BITS:0, which are data. Multiply by 4 to get register offset on bus.

## STATUS\_REG

```
localparam STATUS_REG = 4'h8 >> DIVISOR
```

Defines the address offset to read the status bits. Multiply by 4 to get register offset on bus.

STATUS REGISTER								
31:8	7	6	5	4	3	2	1	0
UNUSED	PE	FE	OE	irq_en	tx_full	tx_empty	rx_full	rx_valid

# **Status Register Bits**

PE 7, Parity error, active high on error
FE 6, Frame error, active high on error
OE 5, Overrun error, active high on error

irq\_en 4, 1 when the IRQ is enabled by CONTROL\_REG

tx\_full 3, When 1 the tx fifo is full.
tx\_empty 2, When 1 the tx fifo is empty.
rx\_full 1, When 1 the rx fifo is full.

rx\_valid 0, When 1 the rx fifo contains valid data.

#### CONTROL\_REG

```
localparam CONTROL_REG = 4'hC >> DIVISOR
```

Defines the address offset to set the control bits. Multiply by 4 to get register offset on bus.

CONTROL REGISTER								
31:5	4	3:2	1	0				
UNUSED	ENA_INTR_BIT	UNUSED	RST_RX_BIT	RST_TX_BIT				

See Also: ENABLE\_INTR\_BIT, RESET\_RX\_BIT, RESET\_TX\_BIT

## **Control Register Bits**

ENABLE\_INTR\_BIT 4, Control Register offset bit for enabling the interrupt.

RESET\_RX\_BIT 1, Control Register offset bit for resetting the RX FIFO.

**RESET\_TX\_BIT** 0, Control Register offset bit for resetting the TX FIFO.

#### **INSTANTIATED MODULES**

## inst\_axis\_uart

```
axis_uart #(

BAUD_CLOCK_SPEED(CLOCK_SPEED),

BAUD_RATE(BAUD_RATE),

PARITY_ENA(PARITY_ENA),

PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

RX_DELAY(RX_DELAY),

RX_BAUD_DELAY(RX_BAUD_DELAY),

TX_DELAY(TX_DELAY),

TX_BAUD_DELAY(TX_BAUD_DELAY)

) inst_axis_uart ( .aclk(clk), .arstn(rstn), .parity_err(s_parity_err), .fra
```

UART instance with AXIS interface for TX/RX

## inst\_rx\_fifo

```
fifo #(
```

```
FIFO_DEPTH(FIFO_DEPTH),

BYTE_WIDTH(BUS_WIDTH),

COUNT_WIDTH(8),

FWFT(1),

RD_SYNC_DEPTH(0),

WR_SYNC_DEPTH(0),

COUNT_DELAY(0),

COUNT_DELAY(0),

COUNT_ENA(0),

DATA_ZERO(0),

ACK_ENA(0),

RAM_TYPE("block")

) inst_rx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_rx_delay[0]), .rd_en(s)
```

Buffer up to 16 items output from the axis\_1553\_encoder.

## inst\_tx\_fifo

Buffer up to 16 items to input to the axis\_1553\_decoder.