# axi\_lite\_spi\_master.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

### 2025/04/30

### **INFORMATION**

### **Brief**

AXI Lite SPI Master is a core for interfacing with SPI Slave devices.

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axi\_lite\_spi\_master

```
CLOCK_SPEED
100000000,
parameter
SELECT_WIDTH
16,
parameter
DEFAULT_RATE_DIV
Θ,
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
) ( input wire aclk, input wire arstn, input wire s_axi_awvalid, input wire
```

AXI Lite based SPI Master device. BUS\_WIDTH is 4 bytes.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

**BUS\_WIDTH** Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX parameter

data registers. Must be less than or equal to BUS\_WIDTH. VALID: 1 to 4.

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

DEFAULT\_RATE\_DIV Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

Default clock polarity for the core (0 or 1). DEFAULT\_CPOL

parameter

DEFAULT\_CPHA Default clock phase for the core (0 or 1).

#### **Ports**

aclk Clock for all devices in the core

arstn Negative reset s\_axi\_awvalid Axi Lite aw valid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot Axi Lite aw ready s\_axi\_awready Axi Lite w valid s\_axi\_wvalid s\_axi\_wdata Axi Lite w data Axi Lite w strb s\_axi\_wstrb s\_axi\_wready Axi Lite w ready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp

```
s_axi_bready
                   Axi Lite b ready
s_axi_arvalid
                   Axi Lite ar valid
s_axi_araddr
                   Axi Lite ar addr
s_axi_arprot
                   Axi Lite ar prot
s_axi_arready
                   Axi Lite ar ready
s_axi_rvalid
                   Axi Lite r valid
s_axi_rdata
                   Axi Lite r data
                   Axi Lite r resp
s_axi_rresp
s_axi_rready
                   Axi Lite r ready
```

irq Interrupt when data is received

sclk spi clock, should only drive output pins to devices.

mositransmit for master outputmisoreceive for master inputss\_nslave select output

## up\_rreq

```
wire up_rreq
```

uP read bus request

# up\_rack

```
wire up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

wire up\_wreq

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

# up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

## **INSTANTIANTED MODULES**

### inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awvalid)
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

# inst\_up\_spi\_master

```
up_spi_master #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH),

WORD_WIDTH(WORD_WIDTH),

CLOCK_SPEED(CLOCK_SPEED),

SELECT_WIDTH(SELECT_WIDTH),

DEFAULT_RATE_DIV(DEFAULT_RATE_DIV),

...
```

```
DEFAULT_CPOL(DEFAULT_CPOL),

DEFAULT_CPHA(DEFAULT_CPHA)
) inst_up_spi_master ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_racl
```

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.