

# BUS SPI MASTER



August 6, 2025

Jay Convertino

# Contents

<b>1 Usage</b>	<b>2</b>
1.1 Introduction . . . . .	2
1.2 Dependencies . . . . .	2
1.2.1 axi_lite_spi_master Depenecies . . . . .	2
1.2.2 wishbone_standard_spi_master Depenecies . . . . .	2
1.2.3 up_spi_master Depenecies . . . . .	3
1.3 In a Project . . . . .	3
<b>2 Architecture</b>	<b>3</b>
2.1 Registers . . . . .	3
2.2 Waveforms . . . . .	4
<b>3 Building</b>	<b>6</b>
3.1 fusesoc . . . . .	6
3.2 Source Files . . . . .	7
3.2.1 axi_lite_spi_master File List . . . . .	7
3.2.2 wishbone_standard_spi_master File List . . . . .	7
3.2.3 up_spi_master File List . . . . .	7
3.3 Targets . . . . .	7
3.3.1 axi_lite_spi_master Targets . . . . .	7
3.3.2 wishbone_standard_spi_master Targets . . . . .	8
3.3.3 up_spi_master Targets . . . . .	8
3.4 Directory Guide . . . . .	8
<b>4 Simulation</b>	<b>9</b>
4.1 cocotb . . . . .	9
<b>5 Module Documentation</b>	<b>10</b>
5.1 axi_lite_spi_master . . . . .	11
5.2 wishbone_standard_spi_master . . . . .	17
5.3 up_spi_master . . . . .	22
5.3.1 Registers . . . . .	23
5.4 tb_cocotb_wishbone_standard python . . . . .	30
5.5 tb_cocotb_wishbone_standard verilog . . . . .	33
5.6 tb_cocotb_axi_lite python . . . . .	37
5.7 tb_cocotb_axi_lite verilog . . . . .	40
5.8 tb_cocotb_up python . . . . .	44
5.9 tb_cocotb_up verilog . . . . .	48

# 1 Usage

## 1.1 Introduction

BUS SPI Master core emulates and extends the Altera SPI IP core. This is a SPI master device only. It is currently available as a AXI Lite, Wishbone Standard, and uP bus IP core. The Altera core this is based on has Linux and uboot drivers, by mimicking it this core has instant access to its support software. There is a extension register for control that allows for changes to the SPI Master the Altera IP does not have. The CPOL/CPHA can be changed. A new speed registers controls the speed of the device outside of the initial setting. The following is information on how to use the device in an FPGA, software, and in simulation.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

### 1.2.1 axi\_lite\_spi\_master Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_spi\_master:1.0.0
  - AD:common:up\_axi:1.0.0
- dep\_tb
  - AFRL:simulation:axis\_stimulator
  - AFRL:utility:sim\_helper

### 1.2.2 wishbone\_standard\_spi\_master Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_spi\_master:1.0.0
  - AFRL:bus:up\_wishbone\_standard:1.0.0

### 1.2.3 up\_spi\_master Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device\_converter:axis\_spi\_master:1.0.0
  - AFRL:buffer:axis\_fifo:1.0.0

## 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS SPI MASTER core to that bus. Once this is complete the SPI pins will need to be routed to the slave SPI devices. The core can be used with a 32 bit or 16 bit databus (4 or 2 bytes). Any other size is not supported and will result in a core that acts strange or don't build at all.

## 2 Architecture

This core is made up of other cores that are documented in detail in their source. The cores this is made up of are:

- **axis\_spi\_master** Interface with SPI master and present the data over AXIS interface (see core for documentation).
- **up\_axi** An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_standard** A wishbone standard to uP converter core (see core for documentation).
- **up\_spi\_master** Takes uP bus and coverts it for interfacing with the AXIS SPI core (see module documentation for information 5).

### 2.1 Registers

For register bit documentation please see up\_spi\_master subsection registers in 5

Interrupts for this core are enabled in the control register. First the general error IE bit, interrupt enable for all errors, is set to 1. All errors will now generate a interrupt. IOE, IROE, etc will not need to be activated. This interrupt goes active high (1) when a condition becomes true. Starting with the interrupt end of packet bit (IEOP), setting this active will enable the interrupt to go off when the status EOP bit is true. This will stay that way till the tx or rx register is cleared of the


EOP word. Interrupt read ready (IRRDY) when set active will trigger an interrupt when the status bit RRDY is active. This will stay tripped till a word is read. Interrupt transmit ready (ITRDY) when set active will trigger an interrupt when the status bit TRDY is active. This will stay tripped till a word is written. Interrupt transmit overrun (ITOE) when set active will trigger an interrupt when the status bit TOE is active. This will stay tripped till the status register is written. Interrupt receive underrun (IROE) when set active will trigger an interrupt when the status bit ROE is active. ITOE, TOE, IROE, ROE, and E are only cleared by writing to the status register. The status register does NOT write any actual data to the register, status bits are not directly affected. It simply resets ROE/TOE to 0. See 5 up\_spi\_master for more detail on the location and function of register bits.

## 2.2 Waveforms

The idealized simulation waveforms are shown below. The values reflect the results of using the icarus backend with surfer view tools.


Write slave is the first uP test that looks at writing to a slave device using the SPI master without reading the received data.

Figure 1: write slave uP



Loop test checks for reads and writes on the uP bus.

Figure 2: loop test uP



Next are various interrupt enable tests to see if they respond as they should.

Figure 3: read ready interrupt enabled






Figure 4: transmit error interrupt enabled



End of packet is a feature added to the Altera IP core in 2019. It is not present in the linux drivers. Its functionality is questionable when it comes to being useful. Essentially it allows the device to signal bits or a irq if a EOP word matches the transmit or receive register contents. It is cleared when those contents change and are not the EOP.

Figure 5: EOP



The last two waveforms show the uP to bus adapters in a loopback test. Since it takes two writes to get the SPI slave to echo a value written in two previous writes, the read value will be two writes behind.

Figure 6: loop test AXI Lite





Figure 7: loop test wishbone standard



## 3 Building

The BUS SPI MASTER is written in Verilog 2001. It should synthesize in any modern FPGA software. It comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have met the dependencies listed in the previous section. Linting is performed by verible using the lint target.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

## 3.2 Source Files

### 3.2.1 axi\_lite\_spi\_master File List

- src
  - src/axi\_lite\_spi\_master.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_axi\_lite.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_axi\_lite.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_uart.v

### 3.2.2 wishbone\_standard\_spi\_master File List

- src
  - src/wishbone\_standard\_spi\_master.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_wishbone\_standard.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_wishbone\_standard.v': 'file\_type': 'verilogSource'

### 3.2.3 up\_spi\_master File List

- src
  - src/up\_spi\_master.v
- tb\_cocotb
  - 'tb/tb\_cocotb\_up.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_up.v': 'file\_type': 'verilogSource'

## 3.3 Targets

### 3.3.1 axi\_lite\_spi\_master Targets

- default
  - Info: Default for IP intergration.
- lint



Info: Lint with Verible

- `sim_cocotb`

Info: Cocotb unit tests

### 3.3.2 `wishbone_standard_spi_master` Targets

- `default`

Info: Default for IP intergration.

- `lint`

Info: Lint with Verible

- `sim_cocotb`

Info: Cocotb unit tests

### 3.3.3 `up_spi_master` Targets

- `default`

Info: Default for IP intergration.

- `lint`

Info: Lint with Verible

- `sim_cocotb`

Info: Cocotb unit tests

## 3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
  - **cocotb** testbench files

## 4 Simulation

There are a few different simulations that can be run for this core.

### 4.1 cocotb

Cocotb is the only method for simulating the various iterations of the bus\_spi\_master core. At the moment there is a axi\_lite, wishbone\_standard, and uP based versions. This is currently set to use icarus as the sim tool for cocotb. The uP testbench is the one that will test all the various register bits and interrupt options. Others will only do loop back tests.

To run the wishbone sim use the command below.

```
fusesoc run --target sim_cocotb AFRL:device:wishbone_standard_spi_master:1.0.0
```

To run the axi\_lite sim use the command below.

```
fusesoc run --target sim_cocotb AFRL:device:axi_lite_spi_master:1.0.0
```

To run the uP sim use the command below.

```
fusesoc run --target sim_cocotb AFRL:device:up_spi_master:1.0.0
```

## 5 Module Documentation

`up_spi_master` is the module that integrates the AXIS SPI MASTER core. This uses inputs/outputs for data tied directly to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS SPI MASTER can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

`axi_lite_spi` module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

`wishbone_standard_spi` module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined or Registered (cti).

The next sections document these modules. `up_spi_master` contains the register map explained, and what the various bits do.

# axi\_lite\_spi\_master.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/30

---

## INFORMATION

---

### Brief

---

AXI Lite SPI Master is a core for interfacing with SPI Slave devices.

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axi\_lite\_spi\_master

---

```
module axi_lite_spi_master #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  WORD_WIDTH
  =
  4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0,
parameter
FIFO_ENABLE
=
0
)

input
wire
aclk,
input
wire
arstn,
input
wire
s_axi_awvalid,
input
wire
[ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
wire
[ 2:0]
s_axi_awprot,
output
wire
s_axi_awready,
input
wire
s_axi_wvalid,
input
wire
[(BUS_WIDTH*8)-1:0]
s_axi_wdata,
input
wire
[ 3:0]
s_axi_wstrb,
output
wire
s_axi_wready,
output
wire
s_axi_bvalid,
output
wire
[ 1:0]
s_axi_bresp,

```

(

```

input
wire
s_axi_bready,
input
wire
s_axi_arvalid,
input
wire
[ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
wire
[ 2:0]
s_axi_arprot,
output
wire
s_axi_arready,
output
wire
s_axi_rvalid,
output
wire
[(BUS_WIDTH*8)-1:0]
s_axi_rdata,
output
wire
[ 1:0]
s_axi_rresp,
input
wire
s_axi_rready,
output
wire
irq,
output
wire
sclk,
output
wire
mosi,
input
wire
miso,
output
wire
[SELECT_WIDTH-1:0]
ss_n
)

```

AXI Lite based SPI Master device. BUS\_WIDTH is 4 bytes.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port, only valid values are 2 or 4.
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH. VALID: 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.

<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).
<b>FIFO_ENABLE</b> parameter	Enable a 16 word fifo for RX and TX. The chip select will stay asserted between words.

## Ports

<b>aclk</b> input wire	Clock for all devices in the core
<b>arstn</b> input wire	Negative reset
<b>s_axi_awvalid</b> input wire	Axi Lite aw valid
<b>s_axi_awaddr</b> input wire [ADDRESS_WIDTH- 1:0]	Axi Lite aw addr
<b>s_axi_awprot</b> input wire [2:0]	Axi Lite aw prot
<b>s_axi_awready</b> output wire	Axi Lite aw ready
<b>s_axi_wvalid</b> input wire	Axi Lite w valid
<b>s_axi_wdata</b> input wire [(BUS_WIDTH* 8)- 1:0]	Axi Lite w data
<b>s_axi_wstrb</b> input wire [3:0]	Axi Lite w strb
<b>s_axi_wready</b> output wire	Axi Lite w ready
<b>s_axi_bvalid</b> output wire	Axi Lite b valid
<b>s_axi_bresp</b> output wire [1:0]	Axi Lite b resp
<b>s_axi_bready</b> input wire	Axi Lite b ready
<b>s_axi_arvalid</b> input wire	Axi Lite ar valid
<b>s_axi_araddr</b> input wire [ADDRESS_WIDTH- 1:0]	Axi Lite ar addr
<b>s_axi_arprot</b> input wire [2:0]	Axi Lite ar prot
<b>s_axi_arready</b> output wire	Axi Lite ar ready
<b>s_axi_rvalid</b> output wire	Axi Lite r valid
<b>s_axi_rdata</b> output wire [(BUS_WIDTH* 8)- 1:0]	Axi Lite r data
<b>s_axi_rresp</b> output wire [1:0]	Axi Lite r resp
<b>s_axi_rready</b> input wire	Axi Lite r ready
<b>irq</b>	Interrupt when data is received

<code>output wire</code>	
<b>sclk</b>	spi clock, should only drive output pins to devices.
<code>output wire</code>	
<b>mosi</b>	transmit for master output
<code>output wire</code>	
<b>miso</b>	receive for master input
<code>input wire</code>	
<b>ss_n</b>	slave select output
<code>output wire [SELECT_WIDTH- 1:0]</code>	

## up\_rreq

---

```
wire up_rreq
```

uP read bus request

## up\_rack

---

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
  
2  
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```



uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
2  
)-1:0] up_waddr
```

/

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_axi

---

Module instance of up\_axi for the AXI Lite bus to the uP bus.

### inst\_up\_spi\_master

---

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.

# wishbone\_standard\_spi\_master.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/30

---

## INFORMATION

---

### Brief

---

Wishbone Standard SPI Master core.

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## wishbone\_standard\_spi\_master

---

```
module wishbone_standard_spi_master #(
  parameter
    ADDRESS_WIDTH
    =
    32,
  parameter
    BUS_WIDTH
    =
    4,
  parameter
    WORD_WIDTH
    =
    4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0,
parameter
FIFO_ENABLE
=
0
)

input
wire
clk,
input
wire
rst,
input
wire
s_wb_cyc,
input
wire
s_wb_stb,
input
wire
s_wb_we,
input
wire
[ADDRESS_WIDTH-1:0]
s_wb_addr,
input
wire
[BUS_WIDTH*8-1:0]
s_wb_data_i,
input
wire
[BUS_WIDTH-1:0]
s_wb_sel,
output
wire
s_wb_ack,
output
wire
[BUS_WIDTH*8-1:0]
s_wb_data_o,
output
wire
s_wb_err,
output
wire
irq,
output

```

(

```

wire
sclk,
output
wire
mosi,
input
wire
miso,
output
wire
[SELECT_WIDTH-1:0]
ss_n
)

```

Wishbone Standard based SPI Master device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port, only valid values are 2 or 4.
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH. VALID: 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.
<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).
<b>FIFO_ENABLE</b> parameter	Enable a 16 word fifo for rx and tx. All words put into the fifo together will keep chip select low.

## Ports

<b>clk</b> input wire	Clock for all devices in the core
<b>rst</b> input wire	Positive reset
<b>s_wb_cyc</b> input wire	Bus Cycle in process
<b>s_wb_stb</b> input wire	Valid data transfer cycle
<b>s_wb_we</b> input wire	Active High write, low read
<b>s_wb_addr</b> input wire [ADDRESS_WIDTH- 1:0]	Bus address
<b>s_wb_data_i</b> input wire [BUS_WIDTH* 8- 1:0]	Input data
<b>s_wb_sel</b> input wire [BUS_WIDTH- 1:0]	Device Select
<b>s_wb_ack</b> output wire	Bus transaction terminated

<b>s_wb_data_o</b> output wire [BUS_WIDTH* 8- 1:0]	Output data
<b>s_wb_err</b> output wire	Active high when a bus error is present
<b>irq</b> output wire	Interrupt when data is received
<b>sclk</b> output wire	spl clock, should only drive output pins to devices.
<b>mosi</b> output wire	transmit for master output
<b>miso</b> input wire	receive for master input
<b>ss_n</b> output wire [SELECT_WIDTH- 1:0]	slave select output

## up\_rreq

---

```
wire up_rreq
```

uP read bus request

## up\_rack

---

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
2  
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```

uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-(  
BUS_WIDTH  
2  
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_wishbone\_standard

---

Module instance of up\_wishbone\_standard for the Wishbone Classic Standard bus to the uP bus.

### inst\_up\_spi\_master

---

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.

# up\_spi\_master.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/04/29

---

## INFORMATION

---

### Brief

---

uP Core for interfacing with axis spi that emulates the ALTERA SPI IP in MASTER mode.

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## up\_spi\_master

---

```
module up_spi_master #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  WORD_WIDTH
  =
  4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0,
parameter
FIFO_ENABLE
=
0
)

```

```

input
wire
clk,
input
wire
rstn,
input
wire
up_rreq,
output
wire
up_rack,
input
wire
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
output
wire
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
wire
up_wreq,
output
wire
up_wack,
input
wire
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
wire
[(BUS_WIDTH*8)-1:0]
up_wdata,
output
wire
irq,
output
wire
sclk,
output

```

(



```

wire
mosi,
input
wire
miso,
output
wire
[SELECT_WIDTH-1:0]
ss_n
)

```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port, only valid values are 2 or 4.
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH, VALID: 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.
<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 ( $2^{(X+1)}$ X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).
<b>FIFO_ENABLE</b> parameter	Enable a 16 word (byte) fifo for RX/TX. Not a standard part of the Altera IP core.

## Ports

<b>clk</b> input wire	Clock for all devices in the core
<b>rstn</b> input wire	Negative reset
<b>up_rreq</b> input wire	uP bus read request
<b>up_rack</b> output wire	uP bus read ack
<b>up_raddr</b> input wire [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]	uP bus read address
<b>up_rdata</b> output wire [(BUS_WIDTH* 8)- 1:0]	uP bus read data
<b>up_wreq</b> input wire	uP bus write request
<b>up_wack</b> output wire	uP bus write ack
<b>up_waddr</b> input wire [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]	uP bus write address
<b>up_wdata</b> input wire [(BUS_WIDTH* 8)- 1:0]	uP bus write data

<b>irq</b> output wire	Interrupt when data is received
<b>sclk</b> output wire	spi clock, should only drive output pins to devices.
<b>mosi</b> output wire	transmit for master output
<b>miso</b> input wire	receive for master input
<b>ss_n</b> output wire [SELECT_WIDTH- 1:0]	slave select output

## DIVISOR

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

## REG\_SIZE

```
localparam REG_SIZE = 8
```

Number of bits for the register address

## FIFO\_DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

## REGISTER INFORMATION

Core has 7 registers at the offsets that follow when at a full 32 bit bus width, Internal address is OFFSET >> BUS\_WIDTH/2 (32bit would be h4 >> 2 = 1 for internal address).

<b>RX_DATA_REG</b>	h00
<b>TX_DATA_REG</b>	h04
<b>STATUS_REG</b>	h08
<b>CONTROL_REG</b>	h0C
<b>RESERVED</b>	h10
<b>SLAVE_SELECT_REG</b>	h14
<b>EOP_VALUE_REG</b>	h18
<b>STATUS_EXT_REG</b>	h1C
<b>CONTROL_EXT_REG</b>	h20
<b>SPEED_EXT_REG</b>	h24

## RX\_DATA\_REG

```
localparam RX_DATA_REG = 8'h0 >> DIVISOR
```

Defines the address offset for RX DATA OUTPUT

RX DATA REGISTER	
31:N	N:0
UNUSED	RECEIVED DATA

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## TX\_DATA\_REG

```
localparam TX_DATA_REG = 8'h4 >> DIVISOR
```

Defines the address offset to write the TX DATA INPUT.

TX DATA REGISTER	
31:N	N:0
UNUSED	TRANSMIT DATA

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## STATUS\_REG

```
localparam STATUS_REG = 8'h8 >> DIVISOR
```

Defines the address offset to read the status bits.

STATUS REGISTER								
31:10	9	8	7	6	5	4	3	2:0
UNUSED	EOP	E	RRDY	TRDY	TMT	TOE	ROE	UNUSED

### Status Register, 1 is considered active.

- EOP** 9, This bit is active(1) when the EOP\_VALUE\_REG is equal to RX\_DATA\_REG or TX\_DATA\_REG.
- E** 8, Logical or of TOE and ROE (Clear by writing status).
- RRDY** 7, Receive is ready (full) when the bit is 1, empty when the bit is 0.
- TRDY** 6, Transmit is ready (empty) when the bit is 1, full when the bit is 0.
- TMT** 5, Transmit shift register empty is set to 1 when all bits have been output.

- TOE** 4, Transmit overrun is set to 1 when a TX\_DATA\_REG write happens whne TRDY is 1 (Clear by writing status reg).
- ROE** 3, Receive overrun is set to 1 when RRDY is 1 and a new received word is going to be written to RX\_DATA\_REG (Clear by writing status reg)

## CONTROL\_REG

```
localparam CONTROL_REG = 8'hC >> DIVISOR
```

Defines the address offset to set the control bits.

CONTROL REGISTER									
31:11	10	9	8	7	6	5	4	3	2:0
UNUSED	SSO	IEOP	IE	IRRDY	ITRDY	UNUSED	ITOE	IROE	UNUSED

Control Register, 1 is considered active. **All zeros on reset.**

- SSO** 10, Setting this to 1 will force all ss\_n lines to 0 (selected).
- IEOP** 9, Generate a interrupt on EOP status bit going active if set to 1.
- IE** 8, Generate a interrupt on ANY error, active if set to 1.
- IRRDY** 7, Generate a interrupt on RRDY status bit going active if set to 1.
- ITRDY** 6, Generate a interrupt on TRDY status bit going active if set to 1.
- ITOE** 4, Generate a interrupt on TOE status bit going active if set to 1.
- IROE** 3, Generate a interrupt on ROE status bit going active if set to 1.

## RESERVED

```
localparam RESERVED = 8'h10 >> DIVISOR
```

Defines the address offset that is not used.

## SLAVE\_SELECT\_REG

```
localparam SLAVE_SELECT_REG = 8'h14 >> DIVISOR
```

Defines the address offset to set the slave select value

SLAVE SELECT REGISTER	
31:N	N:0
UNUSED	SLAVE SELECT

Valid bits are from SELECT\_WIDTH-1:0, which are the slave select output lines to drive low during data transmission.

## EOP\_VALUE\_REG

```
localparam EOP_VALUE_REG = 8'h18 >> DIVISOR
```

Defines the address offset to set the end of packet match value

EOP REGISTER	
31:N	N:0
UNUSED	EOP

Valid bits are from BUS\_WIDTH\*8:0, which are used to check for a word match between rx and/or tx and update status.

## STATUS\_EXT\_REG

```
localparam STATUS_EXT_REG = 8'h1C >> DIVISOR
```

Defines the address offset for control register extensions

STATUS REGISTER EXTENDED			
31:3	2	1	0
UNUSED	RESET TX FIFO ACTIVE	RESET RX FIFO ACTIVE	FIFO ENABLED

### Status Register, 1 is considered active.

**RESET\_TX\_ACTIVE** 2, when 1 TX FIFO reset is active.  
**RESET\_RX\_ACTIVE** 1, when 1 RX FIFO reset is active.  
**FIFO\_ENA** 0, When 1 the FIFO is enabled.

## CONTROL\_EXT\_REG

```
localparam CONTROL_EXT_REG = 8'h20 >> DIVISOR
```

Defines the address offset for control register extensions

CONTROL REGISTER EXTENDED					
31:5	4	3	2	1	0
UNUSED	BLOCK RX BIT	RESET RX BIT	RESET TX BIT	CPHA	CPOL

### Control Extension to add capabilities to Altera IP core.

**BLOCK\_RX** 4, Block RX Valid from reach output, set to 1 to block, 0 for normal operation.  
**RESET\_RX** 3, Control Register offset bit for resetting the RX FIFO.  
**RESET\_TX** 2, Control Register offset bit for resetting the TX FIFO.


**CPHA**            1, Clock Phase Bit, 0 or 1 per SPI specs (default value set by IP parameter).  
**CPOL**            0, Clock Polarity bit, 0 or 1 per SPI specs (default value set by IP parameter).

## SPEED\_EXT\_REG

---

`localparam SPEED_EXT_REG = 8'h24 >> DIVISOR`

Defines the address offset for speed control reg extension



Valid bits are from BUS\_WIDTH\*8-1:0, which is the speed of the spi core in HZ.

## INSTANTIATED MODULES

---

### inst\_axis\_spi

---

SPI Master instance with AXIS interface

# tb\_cocotb\_wishbone\_standard.py

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/30

---

## INFORMATION

---

### Brief

---

Cocotb test bench

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## FUNCTIONS

---

### random\_bool

---

```
def random_bool()
```

Return a infinite cycle of random bools

Returns: List

### start\_clock

---

```
def start_clock(  
    dut  
)
```

Start the simulation clock generator.

### Parameters

**dut** Device under test passed from cocotb test function

## reset\_dut

---

```
async def reset_dut(  
    dut  
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## loop\_data

---

```
@cocotb.test()  
async def loop_data(  
    dut  
)
```

Coroutine that is identified as a test routine. Use echo slave to loop data, check write wishbone equals spi slave contents, bus writes equal bus reads.

### Parameters

**dut** Device under test passed from cocotb.

## in\_reset

---

```
@cocotb.test()  
async def in_reset(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

### Parameters

**dut** Device under test passed from cocotb.

## no\_clock

---

```
@cocotb.test()  
async def no_clock(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is



left in reset.

### **Parameters**

**dut**     Device under test passed from cocotb.

# tb\_cocotb\_wishbone\_standard.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/30

---

## INFORMATION

---

### Brief

---

Test bench wrapper for cocotb

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

---

```
module tb_cocotb #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  WORD_WIDTH
  =
  4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0
)

input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
[ADDRESS_WIDTH-1:0]
s_wb_addr,
input
[BUS_WIDTH*8-1:0]
s_wb_data_i,
input
[BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
[BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
[SELECT_WIDTH-1:0]
ss_n
)

```

(

Wishbone Standard based SPI Master device.

## Parameters

**ADDRESS\_WIDTH** Width of the uP address port, max 32 bit.  
parameter

<b>BUS_WIDTH</b> parameter	Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.
<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 ( $2^{(X+1)}$ X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).

## Ports

<b>clk</b> input	Clock for all devices in the core
<b>rst</b> input	Positive reset
<b>s_wb_cyc</b> input	Bus Cycle in process
<b>s_wb_stb</b> input	Valid data transfer cycle
<b>s_wb_we</b> input	Active High write, low read
<b>s_wb_addr</b> input [ADDRESS_WIDTH- 1:0]	Bus address
<b>s_wb_data_i</b> input [BUS_WIDTH* 8- 1:0]	Input data
<b>s_wb_sel</b> input [BUS_WIDTH- 1:0]	Device Select
<b>s_wb_ack</b> output [BUS_WIDTH- 1:0]	Bus transaction terminated
<b>s_wb_data_o</b> output [BUS_WIDTH* 8- 1:0]	Output data
<b>s_wb_err</b> output [BUS_WIDTH* 8- 1:0]	Active high when a bus error is present
<b>irq</b> output [BUS_WIDTH* 8- 1:0]	Interrupt when data is received
<b>sclk</b> output [BUS_WIDTH* 8- 1:0]	spi clock, should only drive output pins to devices.
<b>mosi</b> output [BUS_WIDTH* 8- 1:0]	transmit for master output
<b>miso</b> input [BUS_WIDTH* 8- 1:0]	receive for master input
<b>ss_n</b> output [SELECT_WIDTH- 1:0]	slave select output

## INSTANTIATED MODULES

---

**dut**

---

Device under test, wishbone\_standard\_spi\_master

# tb\_cocotb\_axi\_lite.py

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/03/04

---

## INFORMATION

---

### Brief

---

Cocotb test bench

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## FUNCTIONS

---

### random\_bool

---

```
def random_bool()
```

Return a infinite cycle of random bools

Returns: List

### start\_clock

---

```
def start_clock(  
    dut  
)
```

Start the simulation clock generator.

### Parameters

**dut** Device under test passed from cocotb test function

## reset\_dut

---

```
async def reset_dut(  
    dut  
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## loop\_data

---

```
@cocotb.test()  
async def loop_data(  
    dut  
)
```

Coroutine that is identified as a test routine. Use echo slave to loop data, check write axi equals spi slave contents, axi writes equal axi reads.

### Parameters

**dut** Device under test passed from cocotb.

## in\_reset

---

```
@cocotb.test()  
async def in_reset(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

### Parameters

**dut** Device under test passed from cocotb.

## no\_clock

---

```
@cocotb.test()  
async def no_clock(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is

left in reset.

### Parameters

**dut**     Device under test passed from cocotb.



# tb\_cocotb\_axi\_lite.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/30

---

## INFORMATION

---

### Brief

---

Test bench wrapper for cocotb

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. BUS\_WIDTH

## tb\_cocotb

---

```
module tb_cocotb #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  WORD_WIDTH
  =
  4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0
)

input
aclk,
input
arstn,
input
s_axi_awvalid,
input
[ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
[ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
[(BUS_WIDTH*8)-1:0]
s_axi_wdata,
input
[ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
[ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
[ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
[ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
[(BUS_WIDTH*8)-1:0]

```

(

```

s_axi_rdata,
output
[ 1:0]
s_axi_rresp,
input
s_axi_rready,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
[SELECT_WIDTH-1:0]
ss_n
)

```

AXI Lite based SPI Master device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port, only valid values are 2 or 4.
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.
<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).

## Ports

<b>aclk</b> input	Clock for all devices in the core
<b>arstn</b> input	Negative reset
<b>s_axi_awvalid</b> input	Axi Lite aw valid
<b>s_axi_awaddr</b> input [ADDRESS_WIDTH- 1:0]	Axi Lite aw addr
<b>s_axi_awprot</b> input [2:0]	Axi Lite aw prot
<b>s_axi_awready</b> output [2:0]	Axi Lite aw ready
<b>s_axi_wvalid</b> input [2:0]	Axi Lite w valid
<b>s_axi_wdata</b> input [(BUS_WIDTH* 8)- 1:0]	Axi Lite w data

<b>s_axi_wstrb</b> input [3:0]	Axi Lite w strb
<b>s_axi_wready</b> output [3:0]	Axi Lite w ready
<b>s_axi_bvalid</b> output [3:0]	Axi Lite b valid
<b>s_axi_bresp</b> output [1:0]	Axi Lite b resp
<b>s_axi_bready</b> input [1:0]	Axi Lite b ready
<b>s_axi_arvalid</b> input [1:0]	Axi Lite ar valid
<b>s_axi_araddr</b> input [ADDRESS_WIDTH- 1:0]	Axi Lite ar addr
<b>s_axi_arprot</b> input [2:0]	Axi Lite ar prot
<b>s_axi_arready</b> output [2:0]	Axi Lite ar ready
<b>s_axi_rvalid</b> output [2:0]	Axi Lite r valid
<b>s_axi_rdata</b> output [(BUS_WIDTH* 8)- 1:0]	Axi Lite r data
<b>s_axi_rresp</b> output [1:0]	Axi Lite r resp
<b>s_axi_rready</b> input [1:0]	Axi Lite r ready
<b>irq</b> output [1:0]	Interrupt when data is received
<b>sclk</b> output [1:0]	spl clock, should only drive output pins to devices.
<b>mosi</b> output [1:0]	transmit for master output
<b>miso</b> input [1:0]	receive for master input
<b>ss_n</b> output [SELECT_WIDTH- 1:0]	slave select output

## INSTANTIATED MODULES

---

### dut

---

Device under test, axi\_lite\_spi\_master

# tb\_cocotb\_up.py

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/29

---

## INFORMATION

---

### Brief

---

Cocotb test bench

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## FUNCTIONS

---

### random\_bool

---

```
def random_bool()
```

Return a infinite cycle of random bools

Returns: List

### start\_clock

---

```
def start_clock(  
    dut  
)
```

Start the simulation clock generator.

### Parameters

**dut**     Device under test passed from cocotb test function

## reset\_dut

---

```
async def reset_dut(  
    dut  
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## write\_slave\_test

---

```
@cocotb.test()  
async def write_slave_test(  
    dut  
)
```

Coroutine that is identified as a test routine. Simply write data over uP bus to SPI mosi

### Parameters

**dut**     Device under test passed from cocotb.

## loop\_test

---

```
@cocotb.test()  
async def loop_test(  
    dut  
)
```

Coroutine that is identified as a test routine. Loop test SPI

### Parameters

**dut**     Device under test passed from cocotb.

## IRRDY\_test

---

```
@cocotb.test()  
async def IRRDY_test(  
    dut  
)
```

Coroutine that is identified as a test routine. Receive Ready interrupt test

### Parameters

**dut** Device under test passed from cocotb.

## ITRDY\_test

---

```
@cocotb.test()
async def ITRDY_test(
    dut
)
```

Coroutine that is identified as a test routine. Transmit Ready interrupt test

### Parameters

**dut** Device under test passed from cocotb.

## ITOE\_test

---

```
@cocotb.test()
async def ITOE_test(
    dut
)
```

Coroutine that is identified as a test routine. Transmit Written when not ready interrupt test

### Parameters

**dut** Device under test passed from cocotb.

## IROE\_test

---

```
@cocotb.test()
async def IROE_test(
    dut
)
```

Coroutine that is identified as a test routine. Receive was never read, we missed data.

### Parameters

**dut** Device under test passed from cocotb.

## SSO\_assert\_test

---

```
@cocotb.test()
async def SSO_assert_test(
    dut
)
```

Coroutine that is identified as a test routine. Write control SS bit to assert all enable lines.

### Parameters

**dut** Device under test passed from cocotb.

## end\_of\_packet\_test

---

```
@cocotb.test()
async def end_of_packet_test(
    dut
)
```

Coroutine that is identified as a test routine. check if the packet 0xAA has been added every 10th word. No check on EOP receive at the moment.

### Parameters

**dut**     Device under test passed from cocotb.

## in\_reset

---

```
@cocotb.test()
async def in_reset(
    dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

### Parameters

**dut**     Device under test passed from cocotb.

## no\_clock

---

```
@cocotb.test()
async def no_clock(
    dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

### Parameters

**dut**     Device under test passed from cocotb.



# tb\_cocotb\_up.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2025/04/29

---

## INFORMATION

---

### Brief

---

Test bench wrapper for cocotb

### License MIT

---

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

---

```
module tb_cocotb #(
  parameter
  ADDRESS_WIDTH
  =
  32,
  parameter
  BUS_WIDTH
  =
  4,
  parameter
  WORD_WIDTH
  =
  4,
  parameter
```

```

CLOCK_SPEED
=
100000000,
parameter
SELECT_WIDTH
=
16,
parameter
DEFAULT_RATE_DIV
=
0,
parameter
DEFAULT_CPOL
=
0,
parameter
DEFAULT_CPHA
=
0,
parameter
FIFO_ENABLE
=
0
)

input
clk,
input
rstn,
input
up_rreq,
output
up_rack,
input
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
output
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
up_wreq,
output
up_wack,
input
[ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
[(BUS_WIDTH*8)-1:0]
up_wdata,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
[SELECT_WIDTH-1:0]
ss_n
)
(

```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the uP address port, max 32 bit.
<b>BUS_WIDTH</b> parameter	Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).
<b>WORD_WIDTH</b> parameter	Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH 1 to 4.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.
<b>SELECT_WIDTH</b> parameter	Bit width of the slave select, defaults to 16 to match altera spi ip.
<b>DEFAULT_RATE_DIV</b> parameter	Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 ( $2^{(X+1)}$ X is the DEFAULT_RATE_DIV)
<b>DEFAULT_CPOL</b> parameter	Default clock polarity for the core (0 or 1).
<b>DEFAULT_CPHA</b> parameter	Default clock phase for the core (0 or 1).

## Ports

<b>clk</b> input	Clock for all devices in the core
<b>rstn</b> input	Negative reset
<b>up_rreq</b> input	uP bus read request
<b>up_rack</b> output	uP bus read ack
<b>up_raddr</b> input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]	uP bus read address
<b>up_rdata</b> output [(BUS_WIDTH* 8)- 1:0]	uP bus read data
<b>up_wreq</b> input [(BUS_WIDTH* 8)- 1:0]	uP bus write request
<b>up_wack</b> output [(BUS_WIDTH* 8)- 1:0]	uP bus write ack
<b>up_waddr</b> input [ADDRESS_WIDTH-(BUS_WIDTH/ 2)- 1:0]	uP bus write address
<b>up_wdata</b> input [(BUS_WIDTH* 8)- 1:0]	uP bus write data
<b>irq</b> output [(BUS_WIDTH* 8)- 1:0]	Interrupt when data is received
<b>sclk</b> output [(BUS_WIDTH* 8)- 1:0]	spi clock, should only drive output pins to devices.
<b>mosi</b> output [(BUS_WIDTH* 8)- 1:0]	transmit for master output
<b>miso</b> input [(BUS_WIDTH* 8)- 1:0]	receive for master input
<b>ss_n</b> output [SELECT_WIDTH- 1:0]	slave select output

## INSTANTIATED MODULES

---

**dut**

---

Device under test, up\_spi\_master