

# BUS\_UART



November 21, 2024

Jay Convertino

# Contents

<b>1 Usage</b>	<b>2</b>
1.1 Introduction . . . . .	2
1.2 Dependencies . . . . .	2
1.2.1 axi_lite_uart Depenecies . . . . .	2
1.2.2 wishbone_classic_uart Depenecies . . . . .	2
1.2.3 up_uart Depenecies . . . . .	3
1.3 In a Project . . . . .	3
<b>2 Architecture</b>	<b>3</b>
<b>3 Building</b>	<b>3</b>
3.1 fusesoc . . . . .	4
3.2 Source Files . . . . .	4
3.2.1 axi_lite_uart File List . . . . .	4
3.2.2 wishbone_classic_uart File List . . . . .	4
3.2.3 up_uart File List . . . . .	4
3.3 Targets . . . . .	4
3.3.1 axi_lite_uart Targets . . . . .	4
3.3.2 wishbone_classic_uart Targets . . . . .	5
3.3.3 up_uart Targets . . . . .	5
3.4 Directory Guide . . . . .	5
<b>4 Simulation</b>	<b>6</b>
4.1 iverilog . . . . .	6
4.2 cocotb . . . . .	6
<b>5 Module Documentation</b>	<b>7</b>
5.1 axi_lite_uart . . . . .	8
5.2 wishbone_classic_uart . . . . .	13
5.3 up_uart . . . . .	18
5.3.1 Registers . . . . .	19

# 1 Usage

## 1.1 Introduction

BUS UART is a core for interfacing over RS232 UART to a bus of choice. The core will process data to and from the UART. The data can then be accessed over a BUS, currently AXI lite or Wishbone Classic, and processed as needed. All input and output over the bus goes into FIFOs that is then tied to the AXIS UART core. The following is information on how to use the device in an FPGA, software, and in simulation.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

### 1.2.1 axi\_lite\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_uart:1.0.0
  - AD:common:up\_axi:1.0.0
- dep\_tb
  - AFRL:simulation:axis\_stimulator
  - AFRL:utility:sim\_helper

### 1.2.2 wishbone\_classic\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_uart:1.0.0
  - AFRL:bus:up\_wishbone\_classic:1.0.0

### 1.2.3 up\_uart Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device\_converter:axis\_uart:1.0.0
  - AFRL:buffer:fifo

## 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS UART core to that bus. Once this is complete the UART pins will need to be routed so they match the UART device or other.

## 2 Architecture

This core is made up of other cores that are documented in detail in there source. The cores this is made up of are the,

- **axis\_uart** Interface with UART and present the data over AXIS interface (see core for documentation).
- **fifo** Used for RX and TX FIFO instances. Set to 16 words buffer max (see core for documentation).
- **up\_axi** An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_classic** A wishbone classic to uP converter core (see core for documentation).
- **up\_uart** Takes uP bus and coverts it to interface with the RX/TX FIFOs and the AXIS UART (see module documentation for information 5).

For register documentation please see up\_uart in 5

## 3 Building

The BUS UART is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

### **3.1 fusesoc**

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### **3.2 Source Files**

#### **3.2.1 axi\_lite\_uart File List**

- src
  - src/axi\_lite\_uart.v
- tb
  - tb/tb\_uart.v

#### **3.2.2 wishbone\_classic\_uart File List**

- src
  - src/wishbone\_classic\_uart.v
- tb
  - tb/tb\_wishbone\_slave.v

#### **3.2.3 up\_uart File List**

- src
  - src/up\_uart.v
- tb
  - tb/tb\_up\_uart.v

### **3.3 Targets**

#### **3.3.1 axi\_lite\_uart Targets**

- default
  - Info: Default for IP intergration.

- **sim**  
Info: Base simulation using icarus as default.
- **sim\_rand\_data**  
Info: Use random data as sim input.
- **sim\_rand\_ready\_rand\_data**  
Info: Use random data with a random ready as sim input.
- **sim\_8bit\_count\_data**  
Info: Use counter data as sim input.
- **sim\_rand\_ready\_8bit\_count\_data**  
Info: Use counter data with a random ready as sim input.

### 3.3.2 wishbone\_classic\_uart Targets

- **default**  
Info: Default for IP intergration.
- **sim**  
Info: Base simulation using icarus as default.

### 3.3.3 up\_uart Targets

- **default**  
Info: Default for IP intergration.
- **sim**  
Info: Base simulation using icarus as default.

## 3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
  - **cocotb** testbench files

## **4 Simulation**

There are a few different simulations that can be run for this core.

### **4.1 iverilog**

iverilog is used for simple test benches for quick verification, visually, of the core.

### **4.2 cocotb**

Future simulations will use cocotb. This feature is not yet implemented.

## 5 Module Documentation

`up_uart` is the module that integrates the AXIS UART core. This includes FIFO's that have there inputs/outputs for data tied to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS UART can use. This makes changing for AXI Lite, to Wishbone to whatever quick and painless.

`axi_lite_uart` module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

`wishbone_classic_uart` module adds a Wishbone Classic to uP (microprocessor) bus converter. This converter was designed for Wishbone Classic only, NOT pipelined.

The next sections document these modules in great detail. `up_uart` contains the register map explained, and what the various bits do.



# axi\_lite\_uart.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/02/29

---

## INFORMATION

---

### Brief

---

AXI Lite UART is a core for interfacing with UART devices.

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axi\_lite\_uart

---

```
module axi_lite_uart #(
    parameter
    ADDRESS_WIDTH
    =
    32,
    parameter
    CLOCK_SPEED
    =
    100000000,
    parameter
    BAUD_RATE
```

```

    =
    115200,
    parameter
    PARITY_ENA
    =
    0,
    parameter
    PARITY_TYPE
    =
    0,
    parameter
    STOP_BITS
    =
    1,
    parameter
    DATA_BITS
    =
    8,
    parameter
    RX_DELAY
    =
    0,
    parameter
    RX_BAUD_DELAY
    =
    0,
    parameter
    TX_DELAY
    =
    0,
    parameter
    TX_BAUD_DELAY
    =
    0
) ( input aclk, input arstn, input s_axi_aclk, input s_axi_aresetn, input s_

```

AXI Lite based uart device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the axi address bus
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz
<b>BAUD_RATE</b> parameter	Serial Baud, this can be any value including non-standard.
<b>PARITY_ENA</b> parameter	Enable Parity for the data in and out.
<b>PARITY_TYPE</b> parameter	Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.
<b>STOP_BITS</b> parameter	Number of stop bits, 0 to crazy non-standard amounts.
<b>DATA_BITS</b> parameter	Number of data bits, 1 to crazy non-standard amounts.
<b>RX_DELAY</b> parameter	Delay in rx data input.
<b>RX_BAUD_DELAY</b> parameter	Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).
<b>TX_DELAY</b>	Delay in tx data output. Delays the time to output of the data.

parameter

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

## Ports

<b>aclk</b>	Clock for all devices in the core
<b>arstn</b>	Negative reset
<b>s_axi_awvalid</b>	Axi Lite aw valid
<b>s_axi_awaddr</b>	Axi Lite aw addr
<b>s_axi_awprot</b>	Axi Lite aw prot
<b>s_axi_awready</b>	Axi Lite aw ready
<b>s_axi_wvalid</b>	Axi Lite w valid
<b>s_axi_wdata</b>	Axi Lite w data
<b>s_axi_wstrb</b>	Axi Lite w strb
<b>s_axi_wready</b>	Axi Lite w ready
<b>s_axi_bvalid</b>	Axi Lite b valid
<b>s_axi_bresp</b>	Axi Lite b resp
<b>s_axi_bready</b>	Axi Lite b ready
<b>s_axi_arvalid</b>	Axi Lite ar valid
<b>s_axi_araddr</b>	Axi Lite ar addr
<b>s_axi_arprot</b>	Axi Lite ar prot
<b>s_axi_arready</b>	Axi Lite ar ready
<b>s_axi_rvalid</b>	Axi Lite r valid
<b>s_axi_rdata</b>	Axi Lite r data
<b>s_axi_rresp</b>	Axi Lite r resp
<b>s_axi_rready</b>	Axi Lite r ready
<b>irq</b>	Interrupt when data is received
<b>tx</b>	transmit for UART (output to RX)
<b>rx</b>	receive for UART (input from TX)
<b>rts</b>	request to send is a loop with CTS
<b>cts</b>	clear to send is a loop with RTS

## up\_rreq

---

```
wire up_rreq
```

uP read bus request

## up\_rack

---

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

---

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```

uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```

uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_axi

---

```
up_axi #(
    AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_aw
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

## inst\_up\_uart

---

```
up_uart #(
    ADDRESS_WIDTH(ADDRESS_WIDTH),
    CLOCK_SPEED(CLOCK_SPEED),
    BAUD_RATE(BAUD_RATE),
    PARITY_ENA(PARITY_ENA),
    PARITY_TYPE(PARITY_TYPE),
    STOP_BITS(STOP_BITS),
    DATA_BITS(DATA_BITS),
    RX_DELAY(RX_DELAY),
    RX_BAUD_DELAY(RX_BAUD_DELAY),
    TX_DELAY(TX_DELAY),
    TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rack)
```

Module instance of up\_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

# wishbone\_classic\_uart.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/02/29

---

## INFORMATION

---

### Brief

---

AXI Lite 1553 is a core for interfacing with 1553 devices over the AXI lite bus.

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## wishbone\_classic\_uart

---

```
module wishbone_classic_uart #(
    parameter
    ADDRESS_WIDTH
    =
    32,
    parameter
    BUS_WIDTH
    =
    4,
    parameter
    CLOCK_SPEED
```

```

    =
    100000000,
    parameter
    BAUD_RATE
    =
    115200,
    parameter
    PARITY_ENA
    =
    0,
    parameter
    PARITY_TYPE
    =
    0,
    parameter
    STOP_BITS
    =
    1,
    parameter
    DATA_BITS
    =
    8,
    parameter
    RX_DELAY
    =
    0,
    parameter
    RX_BAUD_DELAY
    =
    0,
    parameter
    TX_DELAY
    =
    0,
    parameter
    TX_BAUD_DELAY
    =
    0
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, ing

```

AXI Lite based uart device.

## Parameters

<b>ADDRESS_WIDTH</b> parameter	Width of the address bus in bits.
<b>BUS_WIDTH</b> parameter	Width of the data bus in bytes.
<b>CLOCK_SPEED</b> parameter	This is the aclk frequency in Hz
<b>BAUD_RATE</b> parameter	Serial Baud, this can be any value including non-standard.
<b>PARITY_ENA</b> parameter	Enable Parity for the data in and out.
<b>PARITY_TYPE</b> parameter	Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.
<b>STOP_BITS</b> parameter	Number of stop bits, 0 to crazy non-standard amounts.
<b>DATA_BITS</b> parameter	Number of data bits, 1 to crazy non-standard amounts.

<b>RX_DELAY</b> parameter	Delay in rx data input.
<b>RX_BAUD_DELAY</b> parameter	Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).
<b>TX_DELAY</b> parameter	Delay in tx data output. Delays the time to output of the data.
<b>TX_BAUD_DELAY</b> parameter	Delay in tx baud enable. This will delay the time the bit output starts.

## Ports

<b>clk</b>	Clock for all devices in the core
<b>rst</b>	Positive reset
<b>s_wb_cyc</b>	Bus Cycle in process
<b>s_wb_stb</b>	Valid data transfer cycle
<b>s_wb_we</b>	Active High write, low read
<b>s_wb_addr</b>	Bus address
<b>s_wb_data_i</b>	Input data
<b>s_wb_sel</b>	Device Select
<b>s_wb_bte</b>	Burst Type Extension
<b>s_wb_cti</b>	Cycle Type
<b>s_wb_ack</b>	Bus transaction terminated
<b>s_wb_data_o</b>	Output data
<b>s_wb_err</b>	Active high when a bus error is present
<b>irq</b>	Interrupt when data is received
<b>tx</b>	transmit for UART (output to RX)
<b>rx</b>	receive for UART (input from TX)
<b>rts</b>	request to send is a loop with CTS
<b>cts</b>	clear to send is a loop with RTS

## up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-3:0] up_raddr
```



uP read bus address

## up\_rdata

---

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

---

```
wire up_wreq
```

uP write bus request

## up\_wack

---

```
wire up_wack
```

uP write bus acknowledge

## up\_waddr

---

```
wire [ADDRESS_WIDTH-3:0] up_waddr
```

uP write bus address

## up\_wdata

---

```
wire [31:0] up_wdata
```

uP write bus data

## INSTANTIATED MODULES

---

### inst\_up\_wishbone\_classic

---

```
up_wishbone_classic #(
    ADDRESS_WIDTH(ADDRESS_WIDTH),
    BUS_WIDTH(BUS_WIDTH)
) inst_up_wishbone_classic ( .clk(clk), .rst(rst), .s_wb_cyc(s_wb_cyc), .s_v
```

Module instance of up\_wishbone\_classic for the Wishbone Classic bus to the uP bus.

## inst\_up\_uart

---

```
up_uart #(
    ADDRESS_WIDTH(ADDRESS_WIDTH),
    BUS_WIDTH(BUS_WIDTH),
    CLOCK_SPEED(CLOCK_SPEED),
    BAUD_RATE(BAUD_RATE),
    PARITY_ENA(PARITY_ENA),
    PARITY_TYPE(PARITY_TYPE),
    STOP_BITS(STOP_BITS),
    DATA_BITS(DATA_BITS),
    RX_DELAY(RX_DELAY),
    RX_BAUD_DELAY(RX_BAUD_DELAY),
    TX_DELAY(TX_DELAY),
    TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(clk), .rstn(~rst), .up_rreq(up_rreq), .up_rack(up_rack)
```

Module instance of up\_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.

# up\_uart.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/02/29

---

## INFORMATION

---

### Brief

---

uP Core for interfacing with axis uart.

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## up\_1553

---

uP based 1553 communications device.

### Parameters

<b>ADDRESS_WIDTH</b>	Width of the uP address port.
<b>BUS_WIDTH</b>	Width of the uP bus data port.
<b>CLOCK_SPEED</b>	This is the aclk frequency in Hz
<b>BAUD_RATE</b>	Serial Baud, this can be any value including non-standard.
<b>PARITY_ENA</b>	Enable Parity for the data in and out.

<b>PARITY_TYPE</b>	Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.
<b>STOP_BITS</b>	Number of stop bits, 0 to crazy non-standard amounts.
<b>DATA_BITS</b>	Number of data bits, 1 to crazy non-standard amounts.
<b>RX_DELAY</b>	Delay in rx data input.
<b>RX_BAUD_DELAY</b>	Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).
<b>TX_DELAY</b>	Delay in tx data output. Delays the time to output of the data.
<b>TX_BAUD_DELAY</b>	Delay in tx baud enable. This will delay the time the bit output starts.

## Ports

<b>clk</b>	Clock for all devices in the core
<b>rstn</b>	Negative reset
<b>up_rreq</b>	uP bus read request
<b>up_rack</b>	uP bus read ack
<b>up_raddr</b>	uP bus read address
<b>up_rdata</b>	uP bus read data
<b>up_wreq</b>	uP bus write request
<b>up_wack</b>	uP bus write ack
<b>up_waddr</b>	uP bus write address
<b>up_wdata</b>	uP bus write data
<b>irq</b>	Interrupt when data is received
<b>tx</b>	transmit for UART (output to RX)
<b>rx</b>	receive for UART (input from TX)
<b>rts</b>	request to send is a loop with CTS
<b>cts</b>	clear to send is a loop with RTS

## FIFO\_DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

## REGISTER INFORMATION

Core has 4 registers at the offsets that follow.

<b>RX_FIFO_REG</b>	h0
<b>TX_FIFO_REG</b>	h4
<b>STATUS_REG</b>	h8
<b>CONTROL_REG</b>	hC

## RX\_FIFO\_REG

```
localparam RX_FIFO_REG = 4'h0
```

Defines the address offset for RX FIFO

RX FIFO REGISTER	
31:8	7:0
UNUSED	RECEIVED DATA

Valid bits are from DATA\_BITS:0, which are data.

## TX\_FIFO\_REG

```
localparam TX_FIFO_REG = 4'h4
```

Defines the address offset to write the TX FIFO.

TX FIFO REGISTER	
31:8	7:0
UNUSED	TRANSMIT DATA

Valid bits are from DATA\_BITS:0, which are data.

## STATUS\_REG

```
localparam STATUS_REG = 4'h8
```

Defines the address offset to read the status bits.

STATUS REGISTER								
31:8	7	6	5	4	3	2	1	0
UNUSED	PE	FE	OE	irq_en	tx_full	tx_empty	rx_full	rx_valid

## Status Register Bits

<b>PE</b>	7, Parity error, active high on error
<b>FE</b>	6, Frame error, active high on error
<b>OE</b>	5, Overrun error, active high on error
<b>irq_en</b>	4, 1 when the IRQ is enabled by <b>CONTROL_REG</b>
<b>tx_full</b>	3, When 1 the tx fifo is full.
<b>tx_empty</b>	2, When 1 the tx fifo is empty.

**rx\_full**        1, When 1 the rx fifo is full.  
**rx\_valid**      0, When 1 the rx fifo contains valid data.

## CONTROL\_REG

```
localparam CONTROL_REG = 4'hC
```

Defines the address offset to set the control bits.

CONTROL REGISTER				
31:5	4	3:2	1	0
UNUSED	ENA_INTR_BIT	UNUSED	RST_RX_BIT	RST_TX_BIT

See Also: [ENABLE\\_INTR\\_BIT](#), [RESET\\_RX\\_BIT](#), [RESET\\_TX\\_BIT](#)

## Control Register Bits

**ENABLE\_INTR\_BIT**    4, Control Register offset bit for enabling the interrupt.  
**RESET\_RX\_BIT**        1, Control Register offset bit for resetting the RX FIFO.  
**RESET\_TX\_BIT**        0, Control Register offset bit for resetting the TX FIFO.

## INSTANTIATED MODULES

### inst\_axis\_uart

```
axis_uart #(
    BAUD_CLOCK_SPEED(CLOCK_SPEED),
    BAUD_RATE(BAUD_RATE),
    PARITY_ENA(PARITY_ENA),
    PARITY_TYPE(PARITY_TYPE),
    STOP_BITS(STOP_BITS),
    DATA_BITS(DATA_BITS),
    RX_DELAY(RX_DELAY),
    RX_BAUD_DELAY(RX_BAUD_DELAY),
    TX_DELAY(TX_DELAY),
    TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_axis_uart ( .aclk(clk), .arstn(rstn), .parity_err(s_parity_err), .fre
```

UART instance with AXIS interface for TX/RX

## inst\_rx\_fifo

---

```
fifo #(
    FIFO_DEPTH(FIFO_DEPTH),
    BYTE_WIDTH(BUS_WIDTH),
    COUNT_WIDTH(8),
    FWFT(1),
    RD_SYNC_DEPTH(0),
    WR_SYNC_DEPTH(0),
    DC_SYNC_DEPTH(0),
    COUNT_DELAY(0),
    COUNT_ENA(0),
    DATA_ZERO(0),
    ACK_ENA(0),
    RAM_TYPE("block")
) inst_rx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_rx_delay[0]), .rd_en(s
```

Buffer up to 16 items output from the axis\_1553\_encoder.

## inst\_tx\_fifo

---

```
fifo #(
    FIFO_DEPTH(FIFO_DEPTH),
    BYTE_WIDTH(BUS_WIDTH),
    COUNT_WIDTH(8),
    FWFT(1),
    RD_SYNC_DEPTH(0),
    WR_SYNC_DEPTH(0),
    DC_SYNC_DEPTH(0),
    COUNT_DELAY(0),
    COUNT_ENA(0),
    DATA_ZERO(0),
    ACK_ENA(0),
    RAM_TYPE("block")
) inst_tx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_tx_delay[0]), .rd_en(s
```

Buffer up to 16 items to input to the axis\_1553\_decoder.

