up uart.v

AUTHORS

JAY CONVERTINO

DATES

2024/02/29

INFORMATION

Brief

uP Core for interfacing with axis uart.

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

up 1553

uP based 1553 communications device.

Parameters

ADDRESS_WIDTH Width of the uP address port.

BUS_WIDTH Width of the uP bus data port.

CLOCK_SPEED This is the aclk frequency in Hz

BAUD_RATE Serial Baud, this can be any value including non-standard.

PARITY_ENA Enable Parity for the data in and out.

PARITY_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

STOP_BITS Number of stop bits, 0 to crazy non-standard amounts.

DATA_BITS Number of data bits, 1 to crazy non-standard amounts.

RX_DELAY Delay in rx data input.

RX_BAUD_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is

midpoint when rx delay is 0).

TX_DELAY Delay in tx data output. Delays the time to output of the data.

TX_BAUD_DELAY Delay in tx baud enable. This will delay the time the bit output starts.

Ports

clk Clock for all devices in the core

Negative reset rstn up_rreq uP bus read request uP bus read ack up_rack up_raddr uP bus read address up_rdata uP bus read data up_wreq uP bus write request uP bus write ack up_wack up_waddr uP bus write address uP bus write data up wdata

irq Interrupt when data is received
 tx transmit for UART (output to RX)
 rx receive for UART (input from TX)
 rts request to send is a loop with CTS
 cts clear to send is a loop with RTS

FIFO DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

REGISTER INFORMATION

Core has 4 registers at the offsets that follow.

RX_FIFO_REG h0
TX_FIFO_REG h4
STATUS_REG h8
CONTROL REG hC

RX_FIFO_REG

```
localparam RX_FIFO_REG = 4'h0
```

Defines the address offset for RX FIFO

RX FIFO REGISTER			
31:8	7:0		
UNUSED	RECEIVED DATA		

Valid bits are from DATA_BITS:0, which are data.

TX_FIFO_REG

```
localparam TX_FIFO_REG = 4'h4
```

Defines the address offset to write the TX FIFO.

TX FIFO REGISTER			
31:8	7:0		
UNUSED	TRANSMIT DATA		

Valid bits are from DATA_BITS:0, which are data.

STATUS_REG

```
localparam STATUS_REG = 4'h8
```

Defines the address offset to read the status bits.

STATUS REGISTER								
31:8 7 6 5 4 3 2 1 0						0		
UNUSED	PE	FE	OE	irq_en	tx_full	tx_empty	rx_full	rx_valid

Status Register Bits

PE 7, Parity error, active high on error
FE 6, Frame error, active high on error
OE 5, Overrun error, active high on error

irq_en 4, 1 when the IRQ is enabled by CONTROL_REG

tx_full 3, When 1 the tx fifo is full.tx_empty 2, When 1 the tx fifo is empty.

rx_full 1, When 1 the rx fifo is full.

rx_valid 0, When 1 the rx fifo contains valid data.

CONTROL REG

```
localparam CONTROL_REG = 4'hC
```

Defines the address offset to set the control bits.

CONTROL REGISTER						
31:5	4	3:2	1	0		
UNUSED	ENA INTR BIT	UNUSED	RST RX BIT	RST TX BIT		

See Also: ENABLE INTR BIT, RESET RX BIT, RESET TX BIT

Control Register Bits

ENABLE_INTR_BIT4, Control Register offset bit for enabling the interrupt.RESET_RX_BIT1, Control Register offset bit for resetting the RX FIFO.RESET_TX_BIT0, Control Register offset bit for resetting the TX FIFO.

INSTANTIATED MODULES

inst_axis_uart

```
axis_uart #(

BAUD_CLOCK_SPEED(CLOCK_SPEED),

BAUD_RATE(BAUD_RATE),

PARITY_ENA(PARITY_ENA),

PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

RX_DELAY(RX_DELAY),

RX_BAUD_DELAY(RX_BAUD_DELAY),

TX_DELAY(TX_DELAY),

TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_axis_uart ( .aclk(clk), .arstn(rstn), .parity_err(s_parity_err), .fra
```

UART instance with AXIS interface for TX/RX

inst_rx_fifo

Buffer up to 16 items output from the axis_1553_encoder.

inst_tx_fifo

```
fifo #(
fifo_DEPTH(FIFO_DEPTH),

BYTE_WIDTH(BUS_WIDTH),

COUNT_WIDTH(8),

FWFT(1),

RD_SYNC_DEPTH(0),

WR_SYNC_DEPTH(0),

COUNT_DELAY(0),

COUNT_ENA(0),

DATA_ZERO(0),

ACK_ENA(0),

RAM_TYPE("block")
) inst_tx_fifo ( .rd_clk(clk), .rd_rstn(rstn & r_rstn_tx_delay[0]), .rd_en(s)
```

Buffer up to 16 items to input to the axis_1553_decoder.