# **BUS SPI MASTER**



August 1, 2025

Jay Convertino

# **Contents**

1	Usa	ge 2
	1.2	Introduction2Dependencies21.2.1 axi_lite_spi_master Depenecies21.2.2 wishbone_standard_spi_master Depenecies21.2.3 up_spi_master Depenecies3In a Project3
2	2.1	hitecture3Registers3Waveforms4
3	3.1 3.2 3.3	Iding         6           fusesoc         6           Source Files         7           3.2.1 axi_lite_spi_master File List         7           3.2.2 wishbone_standard_spi_master File List         7           3.2.3 up_spi_master File List         7           Targets         7           3.3.1 axi_lite_spi_master Targets         7           3.3.2 wishbone_standard_spi_master Targets         8           3.3.3 up_spi_master Targets         8           Directory Guide         8
4		valuation         9           cocotb         9
5	5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8	dule Documentation       10         axi_lite_spi_master       11         wishbone_standard_spi_master       17         up_spi_master       22         5.3.1 Registers       23         tb_cocotb_wishbone_standard python       30         tb_cocotb_wishbone_standard verilog       33         tb_cocotb_axi_lite python       37         tb_cocotb_axi_lite verilog       40         tb_cocotb_up python       44         tb_cocotb_up verilog       48

## 1 Usage

## 1.1 Introduction

BUS SPI Master core emulates and extends the Altera SPI IP core. This is a SPI master device only. It is currently available as a AXI Lite, Wishbone Standard, and uP bus IP core. The Altera core this is based on has Linux and uboot drivers, by mimicking it this core has instant access to its support software. There is a extension register for control that allows for changes to the SPI Master the Altera IP does not have. The CPOL/CPHA can be changed. A new speed registers controls the speed of the device outside of the initial setting. The following is information on how to use the device in an FPGA, software, and in simulation.

## 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

## 1.2.1 axi\_lite\_spi\_master Dependencies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up spi master:1.0.0
  - AD:common:up axi:1.0.0
- dep\_tb
  - AFRL:simulation:axis stimulator
  - AFRL:utility:sim\_helper

## 1.2.2 wishbone\_standard\_spi\_master Depenecies

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device:up\_spi\_master:1.0.0
  - AFRL:bus:up wishbone standard:1.0.0

#### 1.2.3 up\_spi\_master Dependedes

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:device\_converter:axis\_spi\_master:1.0.0
  - AFRL:buffer:axis\_fifo:1.0.0

## 1.3 In a Project

First, pick a core that matches the target bus in question. Then connect the BUS SPI MASTER core to that bus. Once this is complete the SPI pins will need to be routed to the slave SPI devices. The core can be used with a 32 bit or 16 bit databus (4 or 2 bytes). Any other size is not supported and will result in a core that acts strange or don't build at all.

## 2 Architecture

This core is made up of other cores that are documented in detail in their source. The cores this is made up of are:

- axis\_spi\_master Interface with SPI master and present the data over AXIS interface (see core for documentation).
- up\_axi An AXI Lite to uP converter core (see core for documentation).
- **up\_wishbone\_standard** A wishbone standard to uP converter core (see core for documentation).
- up\_spi\_master Takes uP bus and coverts it for interfacing with the AXIS SPI core (see module documentation for information 5).

## 2.1 Registers

For register bit documentation please see up\_spi\_master subsetion registers in 5

Interrupts for this core are enabled in the control register. First the general error IE bit, interrupt enable for all errors, is set to 1. All errors will now generate a interrupt. IOE, IROE, etc will not need to be activated. This interrupt goes active high (1) when a condition becomes true. Starting with the interrupt end of packet bit (IEOP), setting this active will enable the interrupt to go off when the status EOP bit is true. This will stay that way till the tx or rx register is cleared of the

EOP word. Interrupt read ready (IRRDY) when set active will trigger an interrupt when the status bit RRDY is active. This will stay tripped till a word is read. Interrupt transmit ready (ITRDY) when set active will trigger an interrupt when the status bit TRDY is active. This will stay tripped till a word is written. Interrupt transmit overrun (ITOE) when set active will trigger an interrupt when the status bit TOE is active. This will stay tripped till the status register is written. Interrupt receive underrun (IROE) when set active will trigger an interrupt when the status bit ROE is active. ITOE, TOE, IROE, ROE, and E are only cleared by writing to the status register. The status register does NOT write any actual data to the register, status bits are not directly affected. It simply resets ROE/TOE to 0. See 5 up\_spi\_master for more detail on the location and function of register bits.

#### 2.2 Waveforms

The idealized simulation waveforms are shown below. The values reflect the results of using the icarus backend with surfer view tools.

Write slave is the first uP test that looks at writing to a slave device using the SPI master without reading the received data.





Figure 1: write slave uP

Loop test checks for reads and writes on the uP bus.

Figure 2: loop test uP



Next are various interrupt enable tests to see if they respond as they should.







Figure 4: transmit error interrupt enabled



End of packet is a feature added to the Altera IP core in 2019. It is not present in the linux drivers. Its functionality is questionable when it comes to being useful. Essentially it allows the device to signal bits or a irq if a EOP word matches the transmit or receive register contents. It is cleared when those contents change and are not the EOP.

Figure 5: EOP



The last two waveforms show the uP to bus adapters in a loopback test. Since it takes two writes to get the SPI slave to echo a value written in two previous writes, the read value will be two writes behind.




Figure 7: loop test wishbone standard



## 3 Building

The BUS SPI MASTER is written in Verilog 2001. It should synthesize in any modern FPGA software. It comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by verible using the lint target.

## 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

## 3.2 Source Files

## 3.2.1 axi\_lite\_spi\_master File List

- src
  - src/axi\_lite\_spi\_master.v
- tb\_cocotb
  - 'tb/tb cocotb axi lite.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_axi\_lite.v': 'file\_type': 'verilogSource'
- tb
  - tb/tb\_uart.v

## 3.2.2 wishbone\_standard\_spi\_master File List

- src
  - src/wishbone\_standard\_spi\_master.v
- tb cocotb
  - 'tb/tb\_cocotb\_wishbone\_standard.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb\_wishbone\_standard.v': 'file\_type': 'verilogSource'

## 3.2.3 up\_spi\_master File List

- src
  - src/up\_spi\_master.v
- tb cocotb
  - 'tb/tb cocotb up.py': 'file type': 'user', 'copyto': '.'
  - 'tb/tb cocotb up.v': 'file type': 'verilogSource'

## 3.3 Targets

## 3.3.1 axi\_lite\_spi\_master Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

· sim\_cocotb

Info: Cocotb unit tests

## 3.3.2 wishbone\_standard\_spi\_master Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

· sim\_cocotb

Info: Cocotb unit tests

## 3.3.3 up\_spi\_master Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

• sim\_cocotb

Info: Cocotb unit tests

## 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

## 4 Simulation

There are a few different simulations that can be run for this core.

## 4.1 cocotb

Cocotb is the only method for simulating the various interations of the bus\_spi\_master core. At the moment there is a axi\_lite, wish-bone\_standard, and uP based versions. This is currently set to use icarus as the sim tool for cocotb. The uP testbench is the one that will test all the various register bits and interrupt options. Others will only do loop back tests.

To run the wishbone sim use the command below.

```
fusesoc run —target sim_cocotb AFRL:device:wishbone_standard_spi_master:1.0.0 To run the axi_lite sim use the command below.
```

```
fusesoc run —target sim_cocotb AFRL:device:axi_lite_spi_master:1.0.0 To run the uP sim use the command below.
```

fusesoc run —target sim cocotb AFRL:device:up spi master:1.0.0

## 5 Module Documentation

up\_spi\_master is the module that integrates the AXIS SPI MASTER core. This uses inputs/outputs for data tied directly to registers mapped in the uP bus. The uP bus is the microprocessor bus based on Analog Devices design. It resembles a APB bus in design, and is the bridge to other buses BUS SPI MASTER can use. This makes changing for AXI Lite, to Wishbone to whatever guick and painless.

axi\_lite\_spi module adds a AXI Lite to uP (microprocessor) bus converter. The converter is from Analog Devices.

wishbone\_standard\_spi module adds a Wishbone Standard to uP (microprocessor) bus converter. This converter was designed for Wishbone Standard only, NOT pipelined or Registered (cti).

The next sections document these modules. up\_spi\_master contains the register map explained, and what the various bits do.

## axi\_lite\_spi\_master.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2025/04/30

## **INFORMATION**

#### **Brief**

AXI Lite SPI Master is a core for interfacing with SPI Slave devices.

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## axi\_lite\_spi\_master

```
module axi_lite_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                                 (
input
wire
aclk,
input
wire
arstn,
input
wire
s_axi_awvalid,
input
wire
[ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
wire
[ 2:0]
s_axi_awprot,
output
wire
s_axi_awready,
input
wire
s_axi_wvalid,
input
wire
 [(BUS_WIDTH*8)-1:0]
s_axi_wdata,
input
wire
 [ 3:0]
s_axi_wstrb,
output
wire
s_axi_wready,
output
wire
s_axi_bvalid,
output
wire
 [ 1:0]
s_axi_bresp,
```

```
input
wire
s_axi_bready,
input
wire
s_axi_arvalid,
input
wire
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
wire
 [ 2:0]
s_axi_arprot,
output
wire
s_axi_arready,
output
wire
s_axi_rvalid,
output
wire
[(BUS_WIDTH*8)-1:0]
s_axi_rdata,
output
wire
[ 1:0]
s_axi_rresp,
input
wire
s_axi_rready,
output
wire
irq,
output
wire
sclk,
output
wire
mosi,
input
wire
miso,
output
wire
 [SELECT_WIDTH-1:0]
ss_n
```

AXI Lite based SPI Master device. BUS\_WIDTH is 4 bytes.

#### **Parameters**

ADDRESS\_WIDTH
parameter

BUS\_WIDTH
parameter

WORD\_WIDTH
parameter

Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS\_WIDTH. VALID: 1 to 4.

CLOCK\_SPEED
parameter

This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.

SELECT\_WIDTH

Width of the uP address port, max 32 bit.

Width of the uP address port, max 32 bit.

Width of the uP address port, max 32 bit.

Parameter

Width of the uP bus data port, only valid values are 2 or 4.

Parameter

Width of the uP bus data port, only valid values are 2 or 4.

Parameter

Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS\_WIDTH. VALID: 1 to 4.

CLOCK\_SPEED
parameter

Bit width of the slave select, defaults to 16 to match altera spi ip.

13

**DEFAULT\_RATE\_DIV** Default divider value of the main clock to use for the spi data output clock rate.

parameter 0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

**DEFAULT\_CPOL** Default clock polarity for the core (0 or 1).

parameter

**DEFAULT\_CPHA** Default clock phase for the core (0 or 1).

parameter

FIFO\_ENABLE Enable a 16 word fifo for RX and TX. The chip select will stay asserted between

parameter words.

#### **Ports**

aclk Clock for all devices in the core

input wire

arstn Negative reset

input wire

s\_axi\_awvalid Axi Lite aw valid

input wire

s\_axi\_awaddr Axi Lite aw addr

input wire [ADDRESS\_WIDTH- 1:0]

s\_axi\_awprot Axi Lite aw prot

Tilbar Hair [a.

**s\_axi\_awready** Axi Lite aw ready

....

s\_axi\_wvalid Axi Lite w valid

input wire

s\_axi\_wdata Axi Lite w data

input wire [(BUS\_WIDTH\* 8)- 1:0]

s\_axi\_wstrb Axi Lite w strb input wire [3:0]

s\_axi\_wready Axi Lite w ready

s\_axi\_bvalid Axi Lite b valid

output wire

s\_axi\_bresp Axi Lite b resp

output wire [1:0]

s\_axi\_bready Axi Lite b ready

input wire

s\_axi\_arvalid Axi Lite ar valid

input wire

s\_axi\_araddr Axi Lite ar addr

input wire [ADDRESS\_WIDTH- 1:0]

s\_axi\_arprot Axi Lite ar prot

input wire [2:0]

s\_axi\_arready Axi Lite ar ready

output wire

s\_axi\_rvalid Axi Lite r valid

output wire

s\_axi\_rdata Axi Lite r data

output wire [(BUS\_WIDTH\* 8)- 1:0]

s\_axi\_rresp Axi Lite r resp

output wire [1:0]

s\_axi\_rready Axi Lite r ready

input wire

irq Interrupt when data is received

```
sclk
output wire

sclk
output wire

mosi
output wire

miso
input wire

ss_n
output wire |
ss_n
output wire |
ss_n
output wire |
sselect output
```

## up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

```
wire up_wreq
```

uP write bus request

## up\_wack

wire up\_wack

uP write bus acknowledge

## up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

## **INSTANTIANTED MODULES**

## inst\_up\_axi

Module instance of up\_axi for the AXI Lite bus to the uP bus.

## inst\_up\_spi\_master

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.

## wishbone\_standard\_spi\_master.v

## **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2025/04/30

#### **INFORMATION**

#### **Brief**

Wishbone Standard SPI Master core.

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## wishbone\_standard\_spi\_master

```
module wishbone_standard_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                                   (
input
wire
clk,
input
wire
rst,
input
wire
s_wb_cyc,
input
wire
s_wb_stb,
input
wire
s_wb_we,
input
wire
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
 [BUS_WIDTH*8-1:0]
s_wb_data_i,
input
wire
[BUS_WIDTH-1:0]
s_wb_sel,
output
wire
s_wb_ack,
output
wire
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
wire
s_wb_err,
output
wire
irq,
output
```

```
wire
sclk,
output
wire
mosi,
input
wire
miso,
output
[SELECT_WIDTH-1:0]
ss_n
```

Wishbone Standard based SPI Master device.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

Width of the uP bus data port, only valid values are 2 or 4. **BUS\_WIDTH** 

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX parameter

data registers. Must be less than or equal to BUS\_WIDTH. VALID: 1 to 4.

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

parameter

DEFAULT\_RATE\_DIV Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

DEFAULT\_CPOL Default clock polarity for the core (0 or 1).

parameter

parameter

Default clock phase for the core (0 or 1). DEFAULT\_CPHA

parameter

FIFO\_ENABLE Enable a 16 word fifo for rx and tx. All words put into the fifo together will keep

parameter chip select low.

#### **Ports**

clk Clock for all devices in the core input wire

rst Positive reset

input wire

s\_wb\_cyc Bus Cycle in process input wire

s wb stb Valid data transfer cycle

s\_wb\_we Active High write, low read input wire

s\_wb\_addr Bus address

input wire [ADDRESS\_WIDTH- 1:0]

s\_wb\_data\_i Input data

input wire [BUS\_WIDTH\* 8- 1:0]

Device Select

input wire [BUS\_WIDTH- 1:8]

s\_wb\_ack Bus transaction terminated

```
s_wb_data_o
                                     Output data
output wire [BUS_WIDTH* 8- 1:0]
                                     Active high when a bus error is present
s_wb_err
output wire
                                     Interrupt when data is received
output wire
                                     spi clock, should only drive output pins to devices.
sclk
output wire
mosi
                                     transmit for master output
output wire
miso
                                     receive for master input
input wire
                                     slave select output
ss_n
output wire [SELECT_WIDTH- 1:0]
```

## up\_rreq

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

## up\_wreq

```
wire up_wreq
```

uP write bus request

## up\_wack

```
wire up_wack

uP write bus acknowledge
```

## up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
//
```

uP write bus address

## up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

## **INSTANTIANTED MODULES**

## inst\_up\_wishbone\_standard

 ${\bf Module\ instance\ of\ up\_wishbone\_standard\ for\ the\ Wishbone\ Classic\ Standard\ bus\ to\ the\ uP\ bus.}$ 

## inst\_up\_spi\_master

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.

## up\_spi\_master.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2024/04/29

## **INFORMATION**

#### **Brief**

uP Core for interfacing with axis spi that emulates the ALTERA SPI IP in MASTER mode.

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### up\_spi\_master

```
module up_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                                  (
input
wire
clk,
input
wire
rstn,
input
wire
up_rreq,
output
wire
up_rack,
input
wire
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
wire [(BUS_WIDTH*8)-1:0]
up_rdata,
input
wire
up_wreq,
output
wire
up_wack,
input
wire
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
wire
 [(BUS_WIDTH*8)-1:0]
up_wdata,
wire
irq,
output
wire
sclk,
output
```

```
wire
mosi,
input
wire
miso,
output
wire
[SELECT_WIDTH-1:0]
ss_n
```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

**BUS\_WIDTH** Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS\_WIDTH, VALID: 1 to 4.

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate.

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

Default divider value of the main clock to use for the spi data output clock rate. DEFAULT\_RATE\_DIV

0 is 2  $(2^{(X+1)} X \text{ is the DEFAULT\_RATE\_DIV})$ 

Default clock polarity for the core (0 or 1). DEFAULT\_CPOL

parameter

DEFAULT\_CPHA Default clock phase for the core (0 or 1).

FIFO\_ENABLE Enable a 16 word (byte) fifo for RX/TX. Not a standard part of the Altera IP core.

parameter

#### **Ports**

Clock for all devices in the core clk

input wire

Negative reset rstn

input wire

up\_rreq uP bus read request input wire

up\_rack

uP bus read ack output wire

uP bus read address up\_raddr

input wire [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_rdata uP bus read data

output wire [(BUS\_WIDTH\* 8)- 1:0]

up\_wreq uP bus write request

input wire

uP bus write ack up\_wack

output wire

 $up\_waddr$ uP bus write address

input wire [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_wdata uP bus write data

input wire [(BUS\_WIDTH\* 8)- 1:0]

```
irq
output wire

sclk
output wire

sclk
output wire

mosi
output wire

miso
input wire

ss_n
output wire [SELECT_WIDTH- 1:0]

Interrupt when data is received

spi clock, should only drive output pins to devices.

transmit for master output

receive for master input

slave select output
```

## **DIVISOR**

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).

## **REG SIZE**

```
localparam REG_SIZE = 8
```

Number of bits for the register address

#### FIFO DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

#### **REGISTER INFORMATION**

Core has 7 registers at the offsets that follow when at a full 32 bit bus width, Internal address is OFFSET >> BUS WIDTH/2 (32bit would be h4 >> 2 = 1 for internal address).

```
RX_DATA_REG
                    h00
TX_DATA_REG
                    h04
STATUS_REG
                    h08
CONTROL REG
                    h0C
RESERVED
                    h10
SLAVE_SELECT_REG
                    h14
EOP_VALUE_REG
                    h18
CONTROL EXT REG
                    h1C
SPEED_EXT_REG
                    h20
```

## RX\_DATA\_REG

```
localparam RX_DATA_REG = 8'h0 >> DIVISOR
```

Defines the address offset for RX DATA OUTPUT

RX DATA REGISTER				
31:N	N:0			
UNUSED	RECEIVED DATA			

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## TX\_DATA\_REG

localparam TX\_DATA\_REG = 8'h4 >> DIVISOR

Defines the address offset to write the TX DATA INPUT.

TX DATA REGISTER				
31:N	N:O			
UNUSED	TRANSMIT DATA			

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## STATUS\_REG

localparam STATUS\_REG = 8'h8 >> DIVISOR

Defines the address offset to read the status bits.

STATUS REGISTER								
31:10 9 8 7 6 5 4 3 2:0								2:0
UNUSED	EOP	Е	RRDY	TRDY	TMT	TOE	ROE	UNUSED

## Status Register, 1 is considered active.

**EOP** 9, This bit is active(1) when the EOP\_VALUE\_REG is equal to RX\_DATA\_REG or TX\_DATA\_REG.

**E** 8, Logical or of TOE and ROE (Clear by writing status).

RRDY 7, Receive is ready (full) when the bit is 1, empty when the bit is 0.

**TRDY** 6, Transmit is ready (empty) when the bit is 1, full when the bit is 0.

**TMT** 5, Transmit shift register empty is set to 1 when all bits have been output.

TOE 4, Transmit overrun is set to 1 when a TX\_DATA\_REG write happens whne TRDY is 1 (Clear by writing status reg).

ROE

3, Receive overrun is set to 1 when RRDY is 1 and a new received word is going to be written to RX\_DATA\_REG (Clear by writing status reg)

## CONTROL\_REG

localparam CONTROL\_REG = 8'hC >> DIVISOR

Defines the address offset to set the control bits.

CONTROL REGISTER									
31:11	10	9	8	7	6	5	4	3	2:0
UNUSED	SSO	IEOP	ΙE	IRRDY	ITRDY	UNUSED	ITOE	IROE	UNUSED

## Control Register, 1 is considered active. All zeros on reset.

**SSO** 10, Setting this to 1 will force all ss\_n lines to 0 (selected).

**IEOP** 9, Generate a interrupt on EOP status bit going active if set to 1.

IE 8, Generate a interrupt on ANY error, active if set to 1.

IRRDY 7, Generate a interrupt on RRDY status bit going active if set to 1.
ITRDY 6, Generate a interrupt on TRDY status bit going active if set to 1.
ITOE 4, Generate a interrupt on TOE status bit going active if set to 1.
IROE 3, Generate a interrupt on ROE status bit going active if set to 1.

#### **RESERVED**

localparam RESERVED = 8'h10 >> DIVISOR

Defines the address offset that is not used.

## SLAVE\_SELECT\_REG

localparam SLAVE\_SELECT\_REG = 8'h14 >> DIVISOR

Defines the address offset to set the slave select value

SLAVE SELECT REGISTER				
31:N	N:0			
UNUSED	SLAVE SELECT			

Valid bits are from SELECT\_WIDTH-1:0, which are the slave select output lines to drive low during data transmission.

## EOP\_VALUE\_REG

localparam EOP\_VALUE\_REG = 8'h18 >> DIVISOR

Defines the address offset to set the end of packet match value

EOP REGISTER			
31:N	N:0		
UNUSED	EOP		

Valid bits are from BUS\_WIDTH\*8:0, which are used to check for a word match between rx and/or tx and update status.

## CONTROL\_EXT\_REG

localparam CONTROL\_EXT\_REG = 8'h1C >> DIVISOR

Defines the address offset for control register extensions

CONTROL REGISTER EXTENDED				
31:2	1	0		
UNUSED	CPHA	CPOL		

## Control Extension to add capabilities to Altera IP core.

**CPHA** 1, Clock Phase Bit, 0 or 1 per SPI specs (default value set by IP parameter).

**CPOL** 0, Clock Polarity bit, 0 or 1 per SPI specs (default value set by IP parameter).

#### SPEED\_EXT\_REG

localparam SPEED\_EXT\_REG = 8'h20 >> DIVISOR

Defines the address offset for speed control reg extension

# SPEED CONTROL REGISTER 31:0 SPI OUTPUT CLOCK IN HZ

Valid bits are from BUS\_WIDTH\*8-1:0, which is the speed of the spi core in HZ.

## **INSTANTIATED MODULES**

## inst\_axis\_spi

SPI Master instance with AXIS interface

## inst\_axis\_tx\_fifo

SPI trasnmit data fifo.

## inst\_axis\_rx\_fifo

SPI received data fifo.

# tb\_cocotb\_wishbone\_standard.py **AUTHORS** JAY CONVERTINO **DATES** 2025/04/30 **INFORMATION Brief** Cocotb test bench License MIT Copyright 2025 Jay Convertino Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. **FUNCTIONS** random\_bool def random\_bool() Return a infinte cycle of random bools Returns: List start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

## reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## loop\_data

```
@cocotb.test()
async def loop_data(
dut
)
```

Coroutine that is identified as a test routine. Use echo slave to loop data, check write wishbone equals spi slave contents, bus writes equal bus reads.

## **Parameters**

dut Device under test passed from cocotb.

## in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

## **Parameters**

dut Device under test passed from cocotb.

## no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is

left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

## tb cocotb wishbone standard.v

## **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

## 2025/04/30

## **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

#### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
)
                                                                           (
input
clk,
input
rst,
input
s_wb_cyc,
input
s_wb_stb,
input
s_wb_we,
input
 [ADDRESS_WIDTH-1:0]
s_wb_addr,
input
 [BUS_WIDTH*8-1:0]
s_wb_data_i,
input
 [BUS_WIDTH-1:0]
s_wb_sel,
output
s_wb_ack,
output
 [BUS_WIDTH*8-1:0]
s_wb_data_o,
output
s_wb_err,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
 [SELECT_WIDTH-1:0]
ss_n
```

Wishbone Standard based SPI Master device.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS\_WIDTH Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

data registers. Must be less than or equal to BUS\_WIDTH 1 to 4. parameter

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate.

Bit width of the slave select, defaults to 16 to match altera spi ip. SELECT\_WIDTH

DEFAULT\_RATE\_DIV Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV) parameter

DEFAULT\_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT\_CPHA Default clock phase for the core (0 or 1).

parameter

#### **Ports**

clk Clock for all devices in the core input

Positive reset rst input

s\_wb\_cyc

Bus Cycle in process

s\_wb\_stb

Valid data transfer cycle

s\_wb\_we

Active High write, low read

Output data

input

s\_wb\_addr Bus address

input [ADDRESS\_WIDTH- 1:0]

s\_wb\_data\_i Input data

input [BUS\_WIDTH\* 8- 1:0]

Device Select

input [BUS\_WIDTH- 1:0]

s wb ack Bus transaction terminated output [BUS\_WIDTH- 1:0]

s\_wb\_data\_o

output [BUS\_WIDTH\* 8- 1:0]

s\_wb\_err

output [BUS\_WIDTH\* 8- 1:0]

irq

output [BUS\_WIDTH\* 8- 1:0]

output [BUS\_WIDTH\* 8- 1:0]

mosi

output [BUS\_WIDTH\* 8- 1:0]

input [BUS\_WIDTH\* 8- 1:0]

ss\_n

output [SELECT\_WIDTH- 1:0]

transmit for master output

spi clock, should only drive output pins to devices.

Active high when a bus error is present

Interrupt when data is received

receive for master input

slave select output

## **INSTANTIATED MODULES**

## dut

Device under test, wishbone\_standard\_spi\_master

tb_cocotb_axi_lite.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools
Returns: List
start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

## reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## loop\_data

```
@cocotb.test()
async def loop_data(
dut
)
```

Coroutine that is identified as a test routine. Use echo slave to loop data, check write axi equals spi slave contents, axi writes equal axi reads.

## **Parameters**

dut Device under test passed from cocotb.

## in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

## **Parameters**

dut Device under test passed from cocotb.

## no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is

left in reset.

### **Parameters**

dut Device under test passed from cocotb.

## tb cocotb axi lite.v

### **AUTHORS**

### JAY CONVERTINO

#### **DATES**

## 2025/04/30

## **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
)
                                                                            (
input
aclk,
input
arstn,
input
s_axi_awvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
 [ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
 [(BUS_WIDTH*8)-1:0]
s_axi_wdata,
input
 [ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
 [ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
 [ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
 [(BUS_WIDTH*8)-1:0]
```

```
s_axi_rdata,
output
[ 1:0]
s_axi_rresp,
input
s_axi_rready,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
 [SELECT_WIDTH-1:0]
ss_n
```

AXI Lite based SPI Master device.

### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

**BUS\_WIDTH** Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

data registers. Must be less than or equal to BUS WIDTH 1 to 4. parameter

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

Default divider value of the main clock to use for the spi data output clock rate. DEFAULT\_RATE\_DIV

0 is 2  $(2^{(X+1)} X \text{ is the DEFAULT\_RATE\_DIV})$ 

DEFAULT\_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT\_CPHA Default clock phase for the core (0 or 1).

parameter

input

#### **Ports**

aclk Clock for all devices in the core

Negative reset arstn

s axi awvalid Axi Lite aw valid

s\_axi\_awaddr Axi Lite aw addr

input [ADDRESS\_WIDTH- 1:0]

s\_axi\_awprot Axi Lite aw prot

input [2:0]

s\_axi\_awready Axi Lite aw ready

output [2:0]

s\_axi\_wvalid Axi Lite w valid

input [2:0]

Axi Lite w data s\_axi\_wdata

input [(BUS\_WIDTH\* 8)- 1:8]

s\_axi\_wstrb Axi Lite w strb input [3:0] s\_axi\_wready Axi Lite w ready output [3:0] Axi Lite b valid s\_axi\_bvalid output [3:0] s\_axi\_bresp Axi Lite b resp output [1:0] s\_axi\_bready Axi Lite b ready input [1:0] s\_axi\_arvalid Axi Lite ar valid input [1:0] Axi Lite ar addr s\_axi\_araddr input [ADDRESS\_WIDTH- 1:0] Axi Lite ar prot s\_axi\_arprot input [2:0] s\_axi\_arready Axi Lite ar ready output [2:0] Axi Lite r valid s\_axi\_rvalid output [2:0] s\_axi\_rdata Axi Lite r data output [(BUS\_WIDTH\* 8)- 1:0] s\_axi\_rresp Axi Lite r resp output [1:0] s\_axi\_rready Axi Lite r ready input [1:0] Interrupt when data is received irq output [1:0] spi clock, should only drive output pins to devices. sclk output [1:0] mosi transmit for master output output [1:0] receive for master input miso input [1:0] slave select output output [SELECT\_WIDTH- 1:0]

## **INSTANTIATED MODULES**

### dut

Device under test, axi\_lite\_spi\_master

tb_cocotb_up.py
AUTHORS
JAY CONVERTINO
DATES
2025/04/29
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino  Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:  The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGH HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
random bool
def random_bool()  Return a infinte cycle of random bools Returns: List
start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

### **Parameters**

dut Device under test passed from cocotb test function

## reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

## write\_slave\_test

```
@cocotb.test()
async def write_slave_test(
dut
)
```

Coroutine that is identified as a test routine. Simply write data over uP bus to SPI mosi

### **Parameters**

dut Device under test passed from cocotb.

## loop\_test

```
@cocotb.test()
async def loop_test(
dut
)
```

Coroutine that is identified as a test routine. Loop test SPI

#### **Parameters**

dut Device under test passed from cocotb.

## IRRDY\_test

```
@cocotb.test()
async def IRRDY_test(
dut
)
```

Coroutine that is identified as a test routine. Receive Ready interrupt test

#### **Parameters**

dut Device under test passed from cocotb.

## ITRDY\_test

```
@cocotb.test()
async def ITRDY_test(
dut
)
```

Coroutine that is identified as a test routine. Transmit Ready interrupt test

#### **Parameters**

dut Device under test passed from cocotb.

## ITOE\_test

```
@cocotb.test()
async def ITOE_test(
dut
)
```

Coroutine that is identified as a test routine. Transmit Written when not ready interrupt test

#### **Parameters**

dut Device under test passed from cocotb.

## IROE\_test

```
@cocotb.test()
async def IROE_test(
dut
)
```

Coroutine that is identified as a test routine. Receive was never read, we missed data.

### **Parameters**

dut Device under test passed from cocotb.

## SSO\_assert\_test

```
@cocotb.test()
async def SSO_assert_test(
dut
)
```

Coroutine that is identified as a test routine. Write control SS bit to assert all enable lines.

#### **Parameters**

dut Device under test passed from cocotb.

## end\_of\_packet\_test

```
@cocotb.test()
async def end_of_packet_test(
dut
)
```

Coroutine that is identified as a test routine. check if the packet 0xAA has been added every 10th word. No check on EOP receive at the moment.

#### **Parameters**

dut Device under test passed from cocotb.

## in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

### **Parameters**

dut Device under test passed from cocotb.

## no\_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

### **Parameters**

dut Device under test passed from cocotb.

# tb\_cocotb\_up.v

### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

## 2025/04/29

## **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
100000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                            (
input
clk,
input
rstn,
input
up_rreq,
output
up_rack,
input
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
output
 [(BUS_WIDTH*8)-1:0]
up_rdata,
input
up_wreq,
output
up_wack,
input
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
 [(BUS_WIDTH*8)-1:0]
up_wdata,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
 [SELECT_WIDTH-1:0]
ss_n
```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

arameter

BUS\_WIDTH Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).

arameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

data registers. Must be less than or equal to BUS\_WIDTH 1 to 4.

**CLOCK\_SPEED** This is the aclk frequency in Hz, this is the trequency used for the bus and

rameter is divided by the rate.

**SELECT\_WIDTH** Bit width of the slave select, defaults to 16 to match altera spi ip.

parameter

**DEFAULT\_RATE\_DIV** Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

**DEFAULT\_CPOL** Default clock polarity for the core (0 or 1).

parameter

parameter

**DEFAULT\_CPHA** Default clock phase for the core (0 or 1).

parameter

#### **Ports**

input

clk Clock for all devices in the core

rstn Negative reset

input

up\_rreq
uP bus read request

up\_rack uP bus read ack

output

up\_raddr uP bus read address

up\_rdata uP bus read data output [(BUS\_WIDTH\* 8)- 1:8]

**up\_wreq** uP bus write request

input [(BUS\_WIDTH\* 8)- 1:8]

up\_wack
output [(BUS\_WIDTH\* 8)- 1:0]

**up\_waddr** uP bus write address

input [(BUS\_WIDTH\* 8)- 1:0]

irq Interrupt when data is received output [(BUS\_WIDTH\* 8)- 1:8]

sclk spi clock, should only drive output pins to devices.

output [(BUS\_WIDTH\* 8)- 1:0]

mosi transmit for master output output [(BUS\_WIDTH\* 8)- 1:8]

miso receive for master input

input [(BUS\_WIDTH\* 8)- 1:8]

ss\_n slave select output output [SELECT\_WIDTH- 1:0]

### **INSTANTIATED MODULES**

## dut

Device under test, up\_spi\_master