# wishbone\_standard\_spi\_master.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2025/04/30

#### **INFORMATION**

#### **Brief**

Wishbone Standard SPI Master core.

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### wishbone\_standard\_spi\_master

```
module wishbone_standard_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SELECT_WIDTH
16,
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
parameter
DEFAULT_CPHA
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, in
```

Wishbone Standard based SPI Master device.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS\_WIDTH Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).

parameter

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

Bit width of the slave select, defaults to 16 to match altera spi ip. SELECT\_WIDTH

parameter

DEFAULT\_RATE\_DIV Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

Default clock polarity for the core (0 or 1). DEFAULT\_CPOL

Default clock phase for the core (0 or 1). DEFAULT\_CPHA

parameter

#### **Ports**

Clock for all devices in the core clk

Positive reset rst

Bus Cycle in process s\_wb\_cyc s\_wb\_stb Valid data transfer cycle s\_wb\_we Active High write, low read

Bus address s\_wb\_addr s\_wb\_data\_i Input data s\_wb\_sel Device Select

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

irq Interrupt when data is received

spi clock, should only drive output pins to devices. sclk

mosi transmit for master output receive for master input miso slave select output ss\_n

```
up_rreq
```

```
wire up_rreq
```

uP read bus request

## up\_rack

```
wire up_rack
```

uP read bus acknowledge

# up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_raddr
```

uP read bus address

# up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

### up\_wreq

```
wire up_wreq
```

uP write bus request

# up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

### up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

### inst\_up\_wishbone\_standard

Module instance of up\_wishbone\_standard for the Wishbone Classic Standard bus to the uP bus.

### inst\_up\_spi\_master

```
up_spi_master #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SELECT_WIDTH(SELECT_WIDTH),
DEFAULT_RATE_DIV(DEFAULT_RATE_DIV),
DEFAULT_CPOL(DEFAULT_CPOL),
DEFAULT_CPHA(DEFAULT_CPHA)
) inst_up_spi_master ( .clk(clk), .rstn(~rst), .up_rreq(up_rreq), .up_rack(up_rack))
```

Module instance of up\_spi\_master creating a Logic wrapper for spi master axis bus cores to interface with uP bus.