tb cocotb axi lite.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/30

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
16,
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
Θ
)
                                                                              (
input
aclk,
input
arstn,
input
s_axi_awvalid,
 [ADDRESS_WIDTH-1:0]
s_axi_awaddr,
input
 [ 2:0]
s_axi_awprot,
output
s_axi_awready,
input
s_axi_wvalid,
input
 [(BUS_WIDTH*8)-1:0]
s_axi_wdata,
input
 [ 3:0]
s_axi_wstrb,
output
s_axi_wready,
output
s_axi_bvalid,
output
 [ 1:0]
s_axi_bresp,
input
s_axi_bready,
input
s_axi_arvalid,
input
 [ADDRESS_WIDTH-1:0]
s_axi_araddr,
input
 [ 2:0]
s_axi_arprot,
output
s_axi_arready,
output
s_axi_rvalid,
output
 [(BUS_WIDTH*8)-1:0]
```

```
s_axi_rdata,
output
[ 1:0]
s_axi_rresp,
input
s_axi_rready,
output
irq,
output
sclk,
output
mosi,
input
miso,
output
 [SELECT_WIDTH-1:0]
ss_n
```

AXI Lite based SPI Master device.

Parameters

ADDRESS_WIDTH Width of the uP address port, max 32 bit.

parameter

BUS_WIDTH Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX

data registers. Must be less than or equal to BUS WIDTH 1 to 4. parameter

CLOCK_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

SELECT_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

parameter

Default divider value of the main clock to use for the spi data output clock rate. DEFAULT_RATE_DIV

0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)

DEFAULT_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT_CPHA Default clock phase for the core (0 or 1).

parameter

input

Ports

aclk Clock for all devices in the core

arstn Negative reset

input

s axi awvalid Axi Lite aw valid

Axi Lite aw addr

s_axi_awaddr

input [ADDRESS_WIDTH- 1:0]

s_axi_awprot Axi Lite aw prot

input [2:0]

s_axi_awready Axi Lite aw ready

output [2:0]

s_axi_wvalid Axi Lite w valid

input [2:0]

s_axi_wdata Axi Lite w data

input [(BUS_WIDTH* 8)- 1:8]

s_axi_wstrb Axi Lite w strb input [3:0] s_axi_wready Axi Lite w ready output [3:0] s_axi_bvalid Axi Lite b valid output [3:0] s_axi_bresp Axi Lite b resp output [1:0] s_axi_bready Axi Lite b ready input [1:0] s_axi_arvalid Axi Lite ar valid input [1:0] Axi Lite ar addr s_axi_araddr input [ADDRESS_WIDTH- 1:0] s_axi_arprot Axi Lite ar prot input [2:0] s_axi_arready Axi Lite ar ready output [2:0] Axi Lite r valid s_axi_rvalid output [2:0] s_axi_rdata Axi Lite r data output [(BUS_WIDTH* 8)- 1:0] s_axi_rresp Axi Lite r resp output [1:0] s_axi_rready Axi Lite r ready input [1:0] Interrupt when data is received irq output [1:0] spi clock, should only drive output pins to devices. sclk output [1:0] mosi transmit for master output output [1:0] receive for master input miso input [1:0] slave select output ss_n output [SELECT_WIDTH- 1:0]

INSTANTIATED MODULES

dut

Device under test, axi_lite_spi_master