# tb\_cocotb\_up.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

### 2025/04/29

### **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

### tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
SELECT_WIDTH
16,
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
parameter
DEFAULT_CPHA
) ( input clk, input rstn, input up_rreq, output up_rack, input [ADDRESS_WI[
```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

**BUS\_WIDTH** Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).

parameter

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate. parameter

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

Default divider value of the main clock to use for the spi data output clock rate. DEFAULT\_RATE\_DIV

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

DEFAULT\_CPOL Default clock polarity for the core (0 or 1).

parameter

DEFAULT\_CPHA

Default clock phase for the core (0 or 1).

parameter

### **Ports**

clk Clock for all devices in the core

rstn Negative reset uP bus read request up\_rreq up\_rack uP bus read ack up\_raddr uP bus read address up\_rdata uP bus read data up\_wreq uP bus write request up\_wack uP bus write ack up\_waddr uP bus write address up\_wdata uP bus write data

Interrupt when data is received irq

spi clock, should only drive output pins to devices. sclk

mosi transmit for master output miso receive for master input slave select output ss n

# **INSTANTIATED MODULES**

## dut

```
up_spi_master #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
BUS_WIDTH(BUS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
SELECT_WIDTH(SELECT_WIDTH),
DEFAULT_RATE_DIV(DEFAULT_RATE_DIV),
DEFAULT_CPOL(DEFAULT_CPOL),
DEFAULT_CPHA(DEFAULT_CPHA)
) dut ( .clk(clk), .rstn(rstn), .up_rreq(up_rreq), .up_rack(up_rack), .up_re
```

Device under test, up\_spi\_master