# up\_spi\_master.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/04/29

## **INFORMATION**

#### **Brief**

uP Core for interfacing with axis spi that emulates the ALTERA SPI IP in MASTER mode.

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### up\_spi\_master

```
module up_spi_master #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
WORD_WIDTH
=
4,
parameter
```

```
CLOCK_SPEED
1000000000,
parameter
SELECT_WIDTH
parameter
DEFAULT_RATE_DIV
parameter
DEFAULT_CPOL
Θ,
parameter
DEFAULT_CPHA
parameter
FIFO_ENABLE
Θ
)
                                                                                   (
input
wire
clk,
input
wire
rstn,
input
wire
up_rreq,
output
wire
up_rack,
input
wire
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_raddr,
wire
[(BUS_WIDTH*8)-1:0]
up_rdata,
input
wire
up_wreq,
output
wire
up_wack,
input
wire
 [ADDRESS_WIDTH-(BUS_WIDTH/2)-1:0]
up_waddr,
input
wire
 [(BUS_WIDTH*8)-1:0]
up_wdata,
output
wire
irq,
output
wire
sclk,
output
```

```
wire
mosi,
input
wire
miso,
output
wire
  [SELECT_WIDTH-1:0]
ss_n
)
```

SPI Master core with axis input/output data. Read/Write is size of BUS\_WIDTH bytes. Write activates core for read.

#### **Parameters**

ADDRESS\_WIDTH Width of the uP address port, max 32 bit.

parameter

**BUS\_WIDTH** Width of the uP bus data port, only valid values are 2 or 4.

parameter

WORD\_WIDTH Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS\_WIDTH, VALID: 1 to 4.

CLOCK\_SPEED This is the aclk frequency in Hz, this is the the frequency used for the bus and

is divided by the rate.

SELECT\_WIDTH Bit width of the slave select, defaults to 16 to match altera spi ip.

aramete

**DEFAULT\_RATE\_DIV** Default divider value of the main clock to use for the spi data output clock rate.

0 is 2 (2^(X+1) X is the DEFAULT\_RATE\_DIV)

**DEFAULT\_CPOL** Default clock polarity for the core (0 or 1).

parameter

**DEFAULT\_CPHA** Default clock phase for the core (0 or 1).

parameter

FIFO\_ENABLE Enable a 16 word (byte) fifo for RX/TX. Not a standard part of the Altera IP core.

parameter

#### **Ports**

clk Clock for all devices in the core

input wire

**rstn** Negative reset

input wire

up\_rreq
uP bus read request

input wire

up\_rack
uP bus read ack

output wire

up\_raddr
uP bus read address

input wire [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_rdata
uP bus read data

output wire [(BUS\_WIDTH\* 8)- 1:0]

up\_wreq
uP bus write request

input wire

**up\_wack** uP bus write ack

output wire

up\_waddr uP bus write address

input wire [ADDRESS\_WIDTH-(BUS\_WIDTH/ 2)- 1:0]

up\_wdata uP bus write data

input wire [(BUS\_WIDTH\* 8)- 1:0]

```
irq
output wire

sclk
output wire

sclk
output wire

sclk
output wire

mosi
output wire

miso
input wire

ss_n
output wire

ss_n
output wire |
slave select output
```

## **DIVISOR**

```
localparam DIVISOR = BUS_WIDTH/2
```

Divide the address register default location for  $\bf 1$  byte access to multi byte access. (register offsets are byte offsets).

## **REG SIZE**

```
localparam REG_SIZE = 8
```

Number of bits for the register address

#### FIFO DEPTH

```
localparam FIFO_DEPTH = 16
```

Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause

### **REGISTER INFORMATION**

Core has 7 registers at the offsets that follow when at a full 32 bit bus width, Internal address is OFFSET  $>> BUS\_WIDTH/2$  (32bit would be h4 >> 2 = 1 for internal address).

```
RX_DATA_REG
                    h00
TX_DATA_REG
                    h04
                    h08
STATUS_REG
CONTROL REG
                    h0C
RESERVED
                    h10
SLAVE_SELECT_REG
                    h14
EOP_VALUE_REG
                    h18
CONTROL EXT REG
                    h1C
SPEED_EXT_REG
                    h20
```

## RX\_DATA\_REG

```
localparam RX_DATA_REG = 8'h0 >> DIVISOR
```

Defines the address offset for RX DATA OUTPUT

RX DATA REGISTER				
31:N N:0				
UNUSED	RECEIVED DATA			

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## TX\_DATA\_REG

localparam TX\_DATA\_REG = 8'h4 >> DIVISOR

Defines the address offset to write the TX DATA INPUT.

TX DATA REGISTER				
31:N N:0				
UNUSED	TRANSMIT DATA			

Valid bits are from WORD\_WIDTH\*8-1:0, which are data.

## STATUS\_REG

localparam STATUS\_REG = 8'h8 >> DIVISOR

Defines the address offset to read the status bits.

STATUS REGISTER								
31:10 9 8 7 6 5 4 3 2:0								
UNUSED	EOP	Е	RRDY	TRDY	TMT	TOE	ROE	UNUSED

## Status Register, 1 is considered active.

**EOP** 9, This bit is active(1) when the EOP\_VALUE\_REG is equal to RX\_DATA\_REG or TX\_DATA\_REG.

**E** 8, Logical or of TOE and ROE (Clear by writing status).

**RRDY** 7, Receive is ready (full) when the bit is 1, empty when the bit is 0.

**TRDY** 6, Transmit is ready (empty) when the bit is 1, full when the bit is 0.

**TMT** 5, Transmit shift register empty is set to 1 when all bits have been output.

**TOE** 4, Transmit overrun is set to 1 when a TX\_DATA\_REG write happens whne TRDY is 1 (Clear by writing status reg).

ROE

3, Receive overrun is set to 1 when RRDY is 1 and a new received word is going to be written to RX\_DATA\_REG (Clear by writing status reg)

## CONTROL\_REG

```
localparam CONTROL_REG = 8'hC >> DIVISOR
```

Defines the address offset to set the control bits.

CONTROL REGISTER									
31:11   10   9   8   7   6   5   4   3   2:0									
UNUSED	SSO	IEOP	ΙE	IRRDY	ITRDY	UNUSED	ITOE	IROE	UNUSED

## Control Register, 1 is considered active. All zeros on reset.

**SSO** 10, Setting this to 1 will force all ss\_n lines to 0 (selected).

**IEOP** 9, Generate a interrupt on EOP status bit going active if set to 1.

IE 8, Generate a interrupt on ANY error, active if set to 1.

IRRDY 7, Generate a interrupt on RRDY status bit going active if set to 1.
ITRDY 6, Generate a interrupt on TRDY status bit going active if set to 1.
ITOE 4, Generate a interrupt on TOE status bit going active if set to 1.
IROE 3, Generate a interrupt on ROE status bit going active if set to 1.

#### **RESERVED**

```
localparam RESERVED = 8'h10 >> DIVISOR
```

Defines the address offset that is not used.

#### SLAVE\_SELECT\_REG

```
localparam SLAVE_SELECT_REG = 8'h14 >> DIVISOR
```

Defines the address offset to set the slave select value

SLAVE SELECT REGISTER				
31:N N:0				
UNUSED	SLAVE SELECT			

Valid bits are from SELECT\_WIDTH-1:0, which are the slave select output lines to drive low during data transmission.

#### EOP\_VALUE\_REG

localparam EOP\_VALUE\_REG = 8'h18 >> DIVISOR

Defines the address offset to set the end of packet match value

EOP REGISTER				
31:N	N:0			
UNUSED	EOP			

Valid bits are from BUS\_WIDTH\*8:0, which are used to check for a word match between rx and/or tx and update status.

## CONTROL\_EXT\_REG

localparam CONTROL\_EXT\_REG = 8'h1C >> DIVISOR

Defines the address offset for control register extensions

CONTROL REGISTER EXTENDED				
31:2	1	0		
UNUSED	CPHA	CPOL		

## Control Extension to add capabilities to Altera IP core.

**CPHA** 1, Clock Phase Bit, 0 or 1 per SPI specs (default value set by IP parameter).

CPOL 0, Clock Polarity bit, 0 or 1 per SPI specs (default value set by IP parameter).

## SPEED EXT REG

localparam SPEED\_EXT\_REG = 8'h20 >> DIVISOR

Defines the address offset for speed control reg extension

# SPEED CONTROL REGISTER 31:0 SPI OUTPUT CLOCK IN HZ

Valid bits are from BUS\_WIDTH\*8-1:0, which is the speed of the spi core in HZ.

## **INSTANTIATED MODULES**

# inst\_axis\_spi

SPI Master instance with AXIS interface

# inst\_axis\_tx\_fifo

SPI trasnmit data fifo.

# inst\_axis\_rx\_fifo

SPI received data fifo.