# axi lite uart.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2024/02/29

#### **INFORMATION**

#### **Brief**

AXI Lite UART is a core for interfacing with UART devices.

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### axi\_lite\_uart

```
module axi_lite_uart #(
parameter
ADDRESS_WIDTH
=
32,
parameter
CLOCK_SPEED
=
100000000,
parameter
BAUD_RATE
=
115200,
parameter
```

```
PARITY_ENA
 parameter
PARITY_TYPE
 parameter
 STOP_BITS
parameter
DATA_BITS
 8,
 parameter
 RX_DELAY
 parameter
 RX_BAUD_DELAY
 Θ.
parameter
 TX_DELAY
 parameter
 TX_BAUD_DELAY
Θ
) ( input aclk, input arstn, input s_axi_aclk, input s_axi_aresetn, input s_
```

AXI Lite based uart device.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus

parameter

This is the aclk frequency in Hz CLOCK\_SPEED

parameter

Serial Baud, this can be any value including non-standard. BAUD RATE

parameter

PARITY\_ENA Enable Parity for the data in and out.

parameter

PARITY\_TYPE Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.

parameter

STOP\_BITS Number of stop bits, 0 to crazy non-standard amounts.

parameter

Number of data bits, 1 to crazy non-standard amounts.

DATA\_BITS parameter

RX\_DELAY Delay in rx data input.

parameter

RX\_BAUD\_DELAY parameter

Delay in rx baud enable. This will delay when we sample a bit (default is midpoint

when rx delay is 0).

TX\_DELAY Delay in tx data output. Delays the time to output of the data.

parameter

TX\_BAUD\_DELAY Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

aclk Clock for all devices in the core Negative reset arstn Axi Lite aw valid s\_axi\_awvalid s\_axi\_awaddr Axi Lite aw addr s\_axi\_awprot Axi Lite aw prot s\_axi\_awready Axi Lite aw ready s\_axi\_wvalid Axi Lite w valid s\_axi\_wdata Axi Lite w data s\_axi\_wstrb Axi Lite w strb s\_axi\_wready Axi Lite w ready Axi Lite b valid s\_axi\_bvalid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready s\_axi\_arvalid Axi Lite ar valid s\_axi\_araddr Axi Lite ar addr s\_axi\_arprot Axi Lite ar prot s\_axi\_arready Axi Lite ar ready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data s\_axi\_rresp Axi Lite r resp s\_axi\_rready Axi Lite r ready irq Interrupt when data is received transmit for UART (output to RX) tx receive for UART (input from TX) rx request to send is a loop with CTS rts

clear to send is a loop with RTS

### up\_rreq

cts

wire up\_rreq

uP read bus request

## up\_rack

wire up\_rack

uP read bus acknowledge

## up\_raddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH
```

/

```
)-1:0] up_raddr
```

uP read bus address

## up\_rdata

```
wire [31:0] up_rdata
```

uP read bus request

### up\_wreq

```
wire up_wreq
```

uP write bus request

## up\_wack

```
wire up_wack
```

uP write bus acknowledge

# up\_waddr

```
wire [ADDRESS_WIDTH-(
BUS_WIDTH

2
)-1:0] up_waddr
```

uP write bus address

## up\_wdata

```
wire [31:0] up_wdata
```

uP write bus data

### **INSTANTIANTED MODULES**

## inst\_up\_axi

```
up_axi #(

AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)
) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awv
```

Module instance of up\_axi for the AXI Lite bus to the uP bus.

## inst\_up\_uart

```
up_uart #(
ADDRESS_WIDTH(ADDRESS_WIDTH),
CLOCK_SPEED(CLOCK_SPEED),
BAUD_RATE(BAUD_RATE),
PARITY_ENA(PARITY_ENA),
PARITY_TYPE(PARITY_TYPE),
STOP_BITS(STOP_BITS),
DATA_BITS(DATA_BITS),
RX_DELAY(RX_DELAY),
RX_BAUD_DELAY(RX_BAUD_DELAY),
TX_DELAY(TX_DELAY),
TX_BAUD_DELAY(TX_BAUD_DELAY)
) inst_up_uart ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rate)
```

Module instance of up\_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.