# tb\_cocotb\_axi\_lite.v

## **AUTHORS**

## JAY CONVERTINO

#### **DATES**

## 2025/04/01

## **INFORMATION**

## **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

## tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4,
parameter
CLOCK_SPEED
=
100000000,
parameter
```

```
BAUD_RATE

= 115200, parameter
PARITY_TYPE

= 0, parameter
STOP_BITS

= 1, parameter
DATA_BITS

= 8, parameter
RX_BAUD_DELAY

= 0, parameter
TX_BAUD_DELAY

= 0) ( input aclk, input arstn, input s_axi_awvalid, input [ADDRESS_WIDTH-1:0]
```

AXI Lite based uart device.

#### **Parameters**

ADDRESS\_WIDTH Width of the axi address bus

parameter

**BUS\_WIDTH** Number of bytes for the data bus.

parameter

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

BAUD\_RATE Serial Baud, this can be any value including non-standard.

parameter

**PARITY\_TYPE** Set the parity type, 0 = none, 1 = even, 2 = odd, 3 = mark, 4 = space.

parameter

**STOP\_BITS** Number of stop bits, 0 to crazy non-standard amounts.

parameter

**DATA\_BITS** Number of data bits, 1 to crazy non-standard amounts.

parameter

RX\_BAUD\_DELAY Delay in rx baud enable. This will delay when we sample a bit (default is midpoint

rameter when rx delay is 0).

**TX\_BAUD\_DELAY** Delay in tx baud enable. This will delay the time the bit output starts.

parameter

#### **Ports**

aclk Clock for all devices in the core

arstn Negative reset
s\_axi\_awvalid Axi Lite aw valid
s\_axi\_awaddr Axi Lite aw addr
s\_axi\_awprot Axi Lite aw prot
s\_axi\_awready
s\_axi\_wvalid Axi Lite w valid
s\_axi\_wdata Axi Lite w data

s\_axi\_wstrb Axi Lite w strb Axi Lite w ready s\_axi\_wready s\_axi\_bvalid Axi Lite b valid s\_axi\_bresp Axi Lite b resp s\_axi\_bready Axi Lite b ready s\_axi\_arvalid Axi Lite ar valid s\_axi\_araddr Axi Lite ar addr Axi Lite ar prot s\_axi\_arprot Axi Lite ar ready s\_axi\_arready s\_axi\_rvalid Axi Lite r valid s\_axi\_rdata Axi Lite r data Axi Lite r resp s\_axi\_rresp s\_axi\_rready Axi Lite r ready Interrupt when data is received irq

tx transmit for UART (output to RX)
rx receive for UART (input from TX)

# **INSTANTIATED MODULES**

## dut

```
axi_lite_uart_lite #(

ADDRESS_WIDTH(ADDRESS_WIDTH),

BUS_WIDTH(BUS_WIDTH),

CLOCK_SPEED(CLOCK_SPEED),

BAUD_RATE(BAUD_RATE),

PARITY_TYPE(PARITY_TYPE),

STOP_BITS(STOP_BITS),

DATA_BITS(DATA_BITS),

RX_BAUD_DELAY(RX_BAUD_DELAY),

TX_BAUD_DELAY(TX_BAUD_DELAY)
) dut ( .aclk(aclk), .arstn(arstn), .s_axi_awvalid(s_axi_awvalid), .s_axi_aw
```

Device under test, axi\_lite\_uart\_lite