# CLOCK\_STIMULATOR



November 26, 2024

Jay Convertino

# **Contents**

1	Usage 1.1 Introduction	<b>2</b> 2 2
2	Architecture	2
3	Building 3.1 fusesoc 3.2 Source Files 3.2.1 fusesoc_info File List 3.3 Targets 3.3.1 fusesoc_info Targets 3.4 Directory Guide 3.5 Directory Guide 3.6 Directory Guide	3 3 3
4	Simulation	4
5	Module Documentation 5.1 clock stimulator modules	

# 1 Usage

### 1.1 Introduction

This modules creates multiple clocks and multiple negative or positive resets. The module outputs a vector based on the number requested.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

# 2 Architecture

Generates a clock and reset for simulation. The clock is for loop generated using delay controls in a always block. The reset is geneated in a for loop for each reset in a initial block with a delay based upon the increment amount.

Please see 5 for more information per target.

# 3 Building

The all clock stimulator modules are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

# 3.2 Source Files

# 3.2.1 fusesoc\_info File List

- src
  - src/tm\_stim\_clk.v
- tb
  - tb/tb clk.v

# 3.3 Targets

# 3.3.1 fusesoc\_info Targets

default

Info: Default file set.

• sim

Info: Default for sim intergration.

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for clock\_stimulator.
- 3. **tb** Contains test bench files.

# 4 Simulation

There is no simulation at the moment. Maybe a future addition?

# **5 Module Documentation**

There project has multiple modules. The targets are the top system wrappers.

- tm\_stim\_clk
- tb\_clk

The next sections document the module in great detail.

# tm\_stim\_clk.v

#### **AUTHORS**

# **JAY CONVERTINO**

### **DATES**

#### 2022/10/24

# **INFORMATION**

#### **Brief**

clock simulator creates multiple clocks and resets for testing.

#### **License MIT**

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# clk stimulus

```
module clk_stimulus #(
parameter
cLOCKS
=
2,
parameter
cLOCK_BASE
=
1000000,
parameter
cLOCK_INC
```

```
= 100,
parameter
CLOCK_ASYNC
= 0,
parameter
RESETS
= 2,
parameter
RESET_BASE
= 200,
parameter
RESET_INC
= 100
) ( output reg [CLOCKS-1:0] clkv, output reg [RESETS-1:0] rstnv, output reg
```

clock simulator creates multiple clocks and resets for testing.

#### **Parameters**

**CLOCKS** Number of clocks

parameter

**CLOCK\_BASE** Clock time base mhz

parameter

**CLOCK\_INC** Time diff for other clocks, only used for async mode

parameter

**CLOCK\_ASYNC** Used time diff to generate async clocks (1), 0 is sync clock

parameter

**RESETS** Number of resets

parameter

**RESET\_BASE** Time to stay in reset

parameter

**RESET\_INC** Time diff for other resets

parameter

#### **Ports**

clkv clock output vector

rstnv negative reset output vectorrstv positive reset output vector

# tb\_clk.v AUTHORS JAY CONVERTINO DATES 2022/10/24 INFORMATION Brief

#### **License MIT**

Copyright 2022 Jay Convertino

Generic clock test bench top.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# tb clk

module tb\_clk

Generic clock test bench top.

# **INSTANTIANTED MODULES**

# clk\_stim

Generate a clock for the modules.