tm_stim_clk.v

AUTHORS

JAY CONVERTINO

DATES

2022/10/24

INFORMATION

Brief

clock simulator creates multiple clocks and resets for testing.

License MIT

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

clk stimulus

```
module clk_stimulus #(
parameter
cLOCKS
=
2,
parameter
cLOCK_BASE
=
1000000,
parameter
cLOCK_INC
```

clock simulator creates multiple clocks and resets for testing.

Parameters

CLOCKS Number of clocks

parameter

CLOCK_BASE Clock time base mhz

parameter

CLOCK_INC Time diff for other clocks, only used for async mode

parameter

CLOCK_ASYNC Used time diff to generate async clocks (1), 0 is sync clock

parameter

RESETS Number of resets

parameter

RESET_BASE Time to stay in reset

parameter

RESET_INC Time diff for other resets

parameter

Ports

clkv clock output vector

rstnv negative reset output vectorrstv positive reset output vector