test.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/04

INFORMATION

Brief

Test bench for busbase

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

test

```
module test #(
parameter
ADDRESS_WIDTH
=
32,
parameter
BUS_WIDTH
=
4
) ( input clk, input rst, inout [ADDRESS_WIDTH-1:0] b_addr, inout b_we, inout
```

Test bench loop busbase example

Parameters

ADDRESS_WIDTH Width of the address in bits.

arameter

BUS_WIDTH Width of the data in bytes.

parameter

Ports

clk Clock for all devices in the core

rst Negative reset

b_addraddress to read write fromb_wewrite enable 1, read 0b_cschip select, 1 selectedb_datadata input/output