# cocotbext Wishbone



April 1, 2025

Jay Convertino

# **Contents**

1	Usage	2
	1.1 Introduction	2
	1.2 Dependencies	2
	1.3 In a Simulation	2
2	Architecture 2.1 Directory Guide	<b>2</b> 3
3	Simulation 3.1 cocotb	<b>4</b> 4
4	Code Documentation	5
	4.1 init	6
	4.2 monitor	
	4.3 driver	9
		12
	4.5 busbase	15
	4.6 test extension python	21
	4.7 test extension verilog	

# 1 Usage

#### 1.1 Introduction

Cocotb extension to test Wishbone Classic Standard bus master, and slave devices. This currently only tests for devices that are not pipelined or using cti/bte (registered). Also no tags.

# 1.2 Dependencies

The following are the dependencies of the cores.

- iverilog (simulation)
- cocotb (simulation)
- cocotb-bus (simulation)

#### 1.3 In a Simulation

Below is a simple example for reading and writing data from register zero in the cocotb extension.

# 2 Architecture

Please see 4 for more information.

wishboneStandardMaster tests Wishbone Classic slave devices by executing read/write requests from the python test bench.

wishboneStandardEchoSlave provides a simple slave that will echo all register writes back over read when requested.

wishboneStandardMonitor tests to make sure signals are proper. Simple core at the moment, only checks for if stb is asserted when cyc is not.

# 2.1 Directory Guide

Below highlights important folders from the root of the directory.

- 1. docs Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **cocotbext** Contains source files for the extension
  - **wishbone.standard** Contains source files for the Wishbone version B4 classic standard extension.
- 3. **tests** Contains test files for cocotb

# 3 Simulation

A simulation for testing the cores can be run to verify operation.

# 3.1 cocotb

To use the cocotb tests you must install the following python libraries.

```
$ pip install cocotb
$ pip install -e .
```

Then you must enter the tests folder and enter the mil-std-1553 folder. From there you may execute the following command which will kick off the test.

\$ make

# 4 Code Documentation

Natural docs is used to generate documentation for this project. The next lists the following sections.

- init Python init code.
- monitor Contains bus monitor code.
- driver Contains bus driver code.
- absbus Contains bus abstraction for monitor, and driver code.
- busbase Contains bus base for threads and read/write methods.
- cocotb test Python TestFactory code.
- cocotb verilog test wrapper Verilog wrapper module.

# \_\_init\_\_.py AUTHORS JAY CONVERTINO DATES 2025/03/31 INFORMATION Brief Wishbone Classic Standard define for packages

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

.....

Copyright (c) 2020 Alex Forencich

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

.....

monitor.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/11
INFORMATION
Brief
Monitor for Wishbone Classic Standard
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
wishboneStandardMonitor
wishboneStandardBase
wishboneStandardMonitor
Check signals to make sure they are applied properly.
FUNCTIONS
init

```
def __init__(
    self,
    entity,
    name,
    clock,
    resetn,
    args,
    kwargs
)
```

Setup defaults and call base class constructor.

# \_check\_type

```
def _check_type(
  self,
  trans
)
```

Check and make sure we are only sending wishboneStandardTrans, this is only here to satisify the need to have it.

# \_run

```
async def _run(
self
)
```

\_run thread that deals with checking signals, simple check for now.

driver.py		
AUTHORS		
JAY CONVERTINO		
DATES		
2025/03/11		
INFORMATION		
Brief		
Bus Driver for Wishbone Classic Master/echoSlave		
License MIT		
Copyright 2025 Jay Convertino		
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:		
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.		
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.		
wishboneStandardMaster		
wishboneStandardBase		
wishboneStandardMaster		
Drive slave devices over the Wishbone Classic bus		
FUNCTIONS		
init		

```
def __init__(
    self,
    entity,
    name,
    clock,
    reset,
    args,
    kwargs
)
```

Setup defaults and call base class constructor.

#### read

```
async def read(
self,
address
)
```

Read from a address and return data

#### write

```
async def write(
self,
address,
data
)
```

Write to a address some data

# \_check\_type

```
def _check_type(
  self,
  trans
)
```

Check and make sure we are only sending 2 bytes at a time and that it is a bytes/bytearray

#### \_run

```
async def _run(
self
)
```

\_run thread that deals with read and write queues.

# wishboneStandardEchoSlave

```
wishboneStandardEchoSlave
```

Respond to master reads and write by returning data, simple echo core.

# **FUNCTIONS**

# \_\_\_init\_\_

```
def __init__(
    self,
    entity,
    name,
    clock,
    reset,
    numreg
=
256,
    args,
    kwargs
)
```

Setup defaults and call base class constructor.

# \_check\_type

```
def _check_type(
   self,
   trans
)
```

Check and make sure we are only sending a type of wishboneStandardTrans.

# \_run

```
async def _run(
self
)
```

\_run thread that deals with read and write request over bus.

absbus.py	
AUTHORS	
JAY CONVERTINO	
DATES	
2025/03/11	
INFORMATION	
Brief	
abstraction of the wishbone classic standard bus	
License MIT	
Copyright 2025 Jay Convertino  Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following condit.  The above copyright notice and this permission notice shall be included in all copies or substantial poof the Software.  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYR HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  WIShboneStandardState	ions: rtions OR A RIGHT
enum.IntEnum	
wishboneStandardState	)
An enum class that provides the current operation state.  wishboneStandardTrans	
transaction	

#### wishboneStandardTrans

Create an object that associates data, address

# wishboneStandardBase

wishboneStandardBase
wishboneStandardEchoSlave
wishboneStandardMaster
wishboneStandardMonitor

abstract base class that defines Wishbone Classic signals

#### **VARIABLES**

# \_signals

\_signals

List of signals that are required

# \_optional\_signals

```
_optional_signals
```

List of optional signals, these will never be required but will be used if found.

#### **FUNCTIONS**

# \_init\_

```
def __init__(
    self,
    entity,
    name,
    clock,
    reset,
    args,
    kwargs
)
```

Setup defaults and call base class constructor.

# busbase.py AUTHORS JAY CONVERTINO DATES 2025/03/11 INFORMATION Brief classic bus define for packages License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# transaction

ABC		
trans	saction	
W	vishboneStandardTrans	

Abstract class for transaction types

# noSignal

noSignal

Class to use when a signal does not exist

# busbase

busbase

wishboneStandardBase

A busbase to transmit test routine.

# **FUNCTIONS**

# \_\_init\_\_

```
def __init__(
    self,
    entity
:
    SimHandleBase,
    name
:
    Optional[str],
    clock
:
    SimHandleBase,
    args
:
    Any,
    kwargs
:
    Any,
```

Initialize the object

# **VARIABLES**

# wqueue

self.wqueue

Queue to store write requests

# qqueue

self.qqueue

Queue to store read requests

# rqueue

```
self.rqueue
```

Queue to store result of read requests

# self.\_idle

```
self._idle
```

Event trigger for cocotb

# self.\_run\_cr

```
self._run_cr
```

Thread instance of \_run method

# **FUNCTIONS**

# \_restart

```
def _restart(
    self
)
```

kill and restart \_run thread.

# write\_count

```
def write_count(
self
)
```

How many items in the write queue

#### read\_count

```
def read_count(
    self
)
```

How many items in the read queue

# write\_empty

```
def write_empty(
self
)
```

Is the quene empty?

# read\_empty

```
def read_empty(
    self
)
```

Is the quene empty?

# write\_clear

```
def write_clear(
self
)
```

Remove all write items from queue

# read\_clear

```
def read_clear(
  self
)
```

Remove all read items from queue

#### wait

```
async def wait(
self
)
```

Wait for the run thread to become idle.

# idle

```
def idle(
self
)
```

Are all the queues empty and the \_run is not active processing data.

#### write\_trans

```
async def write_trans(
self,
trans
:
transaction
)
```

Write transaction to send to write queue

# read\_trans

```
async def read_trans(
self,
trans
:
transaction
)
```

Read bus and output and tranaction.

# \_write

```
async def _write(
self,
trans
:
transaction
)
```

Write data one element at a time

# \_queue\_read

```
async def _queue_read(
self,
trans
:
transaction
)
```

Setup queue for read requests

# $_{ m read}$

```
async def _read(
self,
trans
:
transaction
)
```

Read dat one element at a time

# \_check\_type

```
def _check_type(
   self,
   trans
)
```

Check and make sure we are only sending the correct transaction type

# \_run

```
async def _run(
self
)
```

Virtual method for \_run thread that deals with read and write queues.

# **TB**

ТВ

Create the device under test which is the master/slave.

# **FUNCTIONS**

# run\_test

```
async def run_test(
dut,
payload_data
=
None
)
```

Tests the source/sink for valid transmission of data.

# incrementing\_payload

```
def incrementing_payload()
```

Generate a list of ints that increment from 0 to 2^8

#### test

```
def test(
  request
)
```

Main cocotb function that specifies how to put the test together.

#### test.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2025/03/17

#### **INFORMATION**

#### **Brief**

Test bench for apb using cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### test

```
module test #(
parameter
ADDRESS_WIDTH
= 16,
parameter
BUS_WIDTH
= 4
) ( input clk, input rst, inout s_wb_cyc, inout s_wb_stb, inout s_wb_we, income s_wb
```

Test of Wishbone Classic

#### **Parameters**

**ADDRESS\_WIDTH** Width of the Wishbone address port in bits.

arameter

**BUS\_WIDTH** Width of the Wishbone bus data port in bytes.

paramete

#### **Ports**

clk Clock

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addrs\_wb\_data\_is\_wb\_selBus addressInput dataDevice Select

**s\_wb\_ack** Bus transaction terminated

s\_wb\_data\_o Output data

**s\_wb\_err** Active high when a bus error is present