# DC\_BLOCK\_RAM



May 21, 2025

Jay Convertino

# **Contents**

1	Usage 2				
	1.1	Introduction			
	1.2	Dependencies			
		1.2.1 fusesoc info Depenecies 2			
	1.3	In a Project			
2	Arc	hitecture 2			
3	Bui	ding 3			
	3.1	fusesoc			
	3.2	Source Files			
		Source Files			
	3.3	largets			
		3.3.1 fusesoc_info Targets			
	3.4	Directory Guide			
4	Sim	ulation 5			
	4.1	iverilog			
	4.2	cocotb			
5		dule Documentation 6			
	5.1	dc_block_ram			
	5.2	tb_dc_block_ram			
		tb_cocotb-py			
	5 4	th cocoth-y			

# 1 Usage

#### 1.1 Introduction

Dual clock block RAM for any FPGA target. Includes a byte enable for selecting bytes to write from the bus.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

#### 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:utility:helper:1.0.0
- · dep\_tb
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim\_helper

# 1.3 In a Project

Connect the device using the read write signals see 5 for details

# 2 Architecture

This core is made up of a single module.

 ft245\_sync\_to\_axis Interface AXIS to F245 device (see core for documentation).

This core has 2 always blocks that are sensitive to the positive clock edge.

- **Produce Data** Takes write input data and stores it in RAM at a specified address. BE will filter out bytes if the corresponding bits not set to active high.
- Consume Data Read data from RAM at a specified address and output over read interface.

Please see 5 for information on read/write interface ports.

# 3 Building

The DC block RAM is written in Verilog 2001. It should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by verible using the lint target.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

#### 3.2 Source Files

# 3.2.1 fusesoc\_info File List

- src
  - src/dc\_block\_ram.v
- tb
  - 'tb/tb dc block ram.v': 'file type': 'verilogSource'
- tb cocotb
  - 'tb/tb\_cocotb.py': 'file\_type': 'user', 'copyto': '.'
  - 'tb/tb\_cocotb.v': 'file\_type': 'verilogSource'

#### 3.3 Targets

# 3.3.1 fusesoc\_info Targets

default

Info: Default for IP intergration.

lint

Info: Lint with Verible

sim

Info: Verilog Sim

• sim\_cocotb

Info: Cocotb unit tests

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb

# 4 Simulation

There are a few different simulations that can be run for this core. The backend used for testing is iverilog for verilog or cocotb simulations. Usually GTKWave is used to view the fst waveform output. Cocotb are the unit tests that attempt to give a pass/fail verification to the core operation.

# 4.1 iverilog

iverilog is used for simple test benches for quick visual verification of the core. This will autofinish after it has run up to a certain number of words have been output.

## 4.2 cocotb

This method allows for quick writing of test benches that actually assert and check the state of the core. These tests are much more conclusive since it will run all test vectors and generate a report if they pass or fail. All tests output waves to a single fst file. The method of launching the tests is to use fusesoc. These have not been written to use a python runner method or makefiles. To use the cocotb tests you must install the following python libraries.

\$ pip install cocotb

The targets available are listed below.

• **sim\_cocotb** Standard simulation for PISO.

The targets above can be run with various parameters. This test will check the input/output against each other to validate core operation.

\$ fusesoc run —target sim cocotb AFRL:ram:dc block ram:1.0.0

# **5 Module Documentation**

- dc\_block\_ram Generic dual clock block RAM
- **tb\_dc\_block\_ram-v** Verilog test bench
- **tb\_cocotb-py** Cocotb python test routines
- **tb\_cocotb-v** Cocotb verilog test bench

The next sections document the module.

# dc\_block\_ram.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2024/03/07

### **INFORMATION**

#### **Brief**

Generic Dual Port RAM

#### License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### dc\_block\_ram

```
module dc_block_ram #(
parameter
RAM_DEPTH
=
1,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
=
1,
parameter
```

```
HEX_FILE

parameter
RAM_TYPE

"block"
) ( input rd_clk, input rd_rstn, input rd_en, output [(BYTE_WIDTH*8)-1:0] )
```

Generic Dual Port RAM

#### **Parameters**

**RAM\_DEPTH** Number of words using the size of BYTE\_WIDTH.

parameter

**BYTE\_WIDTH** Width of the data bus in bytes.

parameter

**ADDR\_WIDTH** Width of the address bus in bits.

parameter

**HEX\_FILE** Read a hex value text file as the initial state of the RAM.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

#### **Ports**

rd\_clk Read clock positive edge rd\_rstn Read reset active low rd\_en Read enable active high rd\_data Read data output rd\_addr Read data address select wr\_clk Write clock positive edge wr\_rstn Write reset active low wr\_en Write enable active high

**wr\_ben** Write byte enable, each bit represents one byte of write data.

wr\_data Write data input

wr\_addr Write data address select

# tb\_dc\_block\_ram.v

#### **AUTHORS**

#### JAY CONVERTINO

#### **DATES**

#### 2025/01/17

#### **INFORMATION**

#### **Brief**

Test bench for Generic Dual Port RAM

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### dc\_block\_ram

```
module tb_dc_block_ram #(
parameter
RAM_DEPTH
=
256,
parameter
BYTE_WIDTH
=
4,
parameter
ADDR_WIDTH
=
32,
parameter
```

```
HEX_FILE

=
""
parameter
RAM_TYPE

=
"block"
)()
```

Test bench for Generic Dual Port RAM

#### **Parameters**

**RAM\_DEPTH** Number of words using the size of BYTE\_WIDTH.

parameter

**BYTE\_WIDTH** Width of the data bus in bytes.

parameter

**ADDR\_WIDTH** Width of the address bus in bits.

parameter

**HEX\_FILE** Read a hex value text file as the initial state of the RAM.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

## **INSTANTIATED MODULES**

# clk\_stim

```
clk_stimulus #(
    CLOCKS(1),
    CLOCK_BASE(1000000),
    RESETS(1),
    RESET_BASE(2000)
) clk_stim ( .clkv(tb_dut_clk), .rstnv(tb_dut_rstn), .rstv() )
```

Generate a 50/50 duty cycle set of clocks and reset.

# inst\_dc\_block\_ram

Module instance of dc\_block\_ram

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2025/05/21
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
def random_bool()
Return a infinte cycle of random bools Returns: List

start\_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

#### **Parameters**

dut Device under test passed from cocotb test function

## reset\_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

#### random test

Coroutine that is identified as a test routine. Write random data, on one clock edge, read on the next.

#### **Parameters**

dut Device under test passed from cocotb.

## in\_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

#### **Parameters**

dut Device under test passed from cocotb.

## no clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### **Parameters**

dut Device under test passed from cocotb.

# tb cocotb.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2025/05/21

#### **INFORMATION**

#### **Brief**

Test bench wrapper for cocotb

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

#### tb\_cocotb

```
module tb_cocotb #(
parameter
RAM_DEPTH
=
1,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
=
1,
parameter
```

```
HEX_FILE

=
""",
parameter
RAM_TYPE

=
"block",
parameter
RD_CLOCK_SPEED

=
10000000,
parameter
WR_CLOCK_SPEED

=
10000000
) ( input rd_clk, input rd_rstn, input rd_en, output [(BYTE_WIDTH*8)-1:0] rd
```

Generic Dual Port RAM wrapper

#### **Parameters**

**RAM\_DEPTH** Number of words using the size of BYTE\_WIDTH.

parameter

**BYTE\_WIDTH** Width of the data bus in bytes.

parameter

ADDR\_WIDTH Width of the address bus in bits.

parameter

**HEX\_FILE** Read a hex value text file as the initial state of the RAM.

parameter

RAM\_TYPE Used to set the ram\_style atribute.

parameter

RD\_CLOCK\_SPEED COCOTB CLOCK SPEED FOR READ IN HZ.

parameter

WR\_CLOCK\_SPEED COCOTB CLOCK SPEED FOR WRITE IN HZ.

parameter

#### **Ports**

rd\_clkRead clock positive edgerd\_rstnRead reset active lowrd\_enRead enable active highrd\_dataRead data outputrd\_addrRead data address select

wr\_clk Write clock positive edge
wr\_rstn Write reset active low
wr\_en Write enable active high

wr\_ben Write byte enable, each bit represents one byte of write data.

wr\_data Write data input

wr\_addr Write data address select

#### **INSTANTIATED MODULES**

#### dut

Device under test, dc\_block\_ram