# dc\_block\_ram.v

#### **AUTHORS**

# **JAY CONVERTINO**

## **DATES**

## 2024/03/07

## **INFORMATION**

#### **Brief**

Generic Dual Port RAM

#### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## dc block ram

```
module dc_block_ram #(
parameter
RAM_DEPTH
=
1,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
```

```
parameter
BIN_FILE

parameter
RAM_TYPE

""
) ( input rd_clk, input rd_rstn, input rd_en, output [(BYTE_WIDTH*8)-1:0] rd_en, output [(BYTE_WIDTH*8)-1:0]
```

Generic Dual Port RAM

#### **Parameters**

**RAM\_DEPTH** Number of words using the size of BYTE\_WIDTH.

parameter

**BYTE\_WIDTH** Width of the data bus in bytes.

parameter

**ADDR\_WIDTH** Width of the address bus in bits.

parameter

**BIN\_FILE** Read a hex value text file as the initial state of the RAM.

parameter

**RAM\_TYPE** Used to set the ram\_style atribute.

parameter

#### **Ports**

rd\_clk
 rd\_rstn
 Read clock positive edge
 rd\_rstn
 Read reset active low
 rd\_en
 Read enable active high
 rd\_data
 Read data output

rd\_addrRead data address selectwr\_clkWrite clock positive edgewr\_rstnWrite reset active lowwr\_enWrite enable active high

**wr\_ben** Write byte enable, each bit represents one byte of write data.

wr\_data Write data input

wr\_addr Write data address select