tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/05/21

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
RAM_DEPTH
=
1,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
=
1,
parameter
```

```
HEX_FILE

=
""
parameter
RAM_TYPE

=
"block",
parameter
RD_CLOCK_SPEED

=
10000000,
parameter
WR_CLOCK_SPEED

=
10000000
) ( input rd_clk, input rd_rstn, input rd_en, output [(BYTE_WIDTH*8)-1:0] rd
```

Generic Dual Port RAM wrapper

Parameters

RAM_DEPTH Number of words using the size of BYTE_WIDTH.

parameter

BYTE_WIDTH Width of the data bus in bytes.

parameter

ADDR_WIDTH Width of the address bus in bits.

parameter

HEX_FILE Read a hex value text file as the initial state of the RAM.

parameter

RAM_TYPE Used to set the ram_style atribute.

parameter

RD_CLOCK_SPEED COCOTB CLOCK SPEED FOR READ IN HZ.

parameter

WR_CLOCK_SPEED COCOTB CLOCK SPEED FOR WRITE IN HZ.

parameter

Ports

rd_clkRead clock positive edgerd_rstnRead reset active lowrd_enRead enable active highrd_dataRead data outputrd_addrRead data address select

wr_clk Write clock positive edge
wr_rstn Write reset active low
wr_en Write enable active high

wr_ben Write byte enable, each bit represents one byte of write data.

wr_data Write data input

wr_addr Write data address select

INSTANTIATED MODULES

dut

Device under test, dc_block_ram