FIFO



November 20, 2024

Jay Convertino

Contents

1	Usage 2			
	1.1	Introduction		
	1.2	Dependencies		
		1.2.1 fusesoc_info Depenecies		
	1.3	In a Project		
2	Arc	hitecture 2		
3		lding 3		
	3.1	fusesoc		
	3.2	Source Files		
		3.2.1 fusesoc_info File List		
	3.3	Targets		
		3.3.1 fusesoc_info Targets		
	3.4	Directory Guide		
4	Sim	ulation 6		
	4.1	iverilog		
		cocotb		
5	Module Documentation 7			
		fifo		
		fifo ctrl		
		fifo pipe		

1 Usage

1.1 Introduction

Standard FIFO with multiple options. The FIFO uses a similar interface to the Xilinx FIFO. It also emulates the Xilinx FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- · cocotb (simulation)

1.2.1 fusesoc_info Depenecies

- dep
 - AFRL:utility:helper:1.0.0
 - AFRL:ram:dc block ram:1.0.0
- dep_tb
 - AFRL:simulation:fifo stimulator
 - AFRL:simulation:clock stimulator
 - AFRL:utility:sim_helper

1.3 In a Project

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

2 Architecture

This FIFO is made for three modules. They are the FIFO pipe, FIFO control, and dual clock RAM. The combination of these three provide the FIFO module. Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The

current modules emulate the Xilinx FIFO IP core availble in Vivado 2018 and up.

FIFO pipe creates a set of pipeline registers for the data interfaces. This helps fix timing issues in the core and pipeline depth can be changed via parameters.

FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx FIFO IP.

Dual clock RAM is a universal block RAM core.

Please see 5 for more information.

3 Building

The FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 fusesoc_info File List

- src
- Type: verilogSource
- src/fifo.v
- src/fifo ctrl.v
- src/fifo pipe.v
- tb
 - 'tb/tb_fifo.v': 'file_type': 'verilogSource'
- constr
 - 'tool vivado? (constr/fifo constr.tcl)': 'file type': 'SDC'

3.3 Targets

3.3.1 fusesoc_info Targets

default

Info: Default for IP intergration.

- src
- dep
- constr
- sim

Info: Constant data value with file check.

- src
- dep
- constr
- tb
- dep_tb
- IN_FILE_NAME
- OUT_FILE_NAME
- RAND_FULL
- FIFO_DEPTH
- sim_rand_data

Info: Feed random data input with file check

- src
- dep
- constr
- tb
- dep_tb
- IN_FILE_NAME=random.bin
- OUT_FILE_NAME=out_random.bin
- RAND_FULL
- FIFO_DEPTH
- sim_rand_ready_rand_data

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.

- src

- dep
- constr
- tb
- dep_tb
- IN_FILE_NAME=random.bin
- OUT_FILE_NAME=out_random.bin
- RAND_FULL=1
- FIFO_DEPTH
- sim_8bit_count_data

Info: Feed a counter data as input, perform file check.

- src
- dep
- constr
- tb
- dep_tb
- IN_FILE_NAME=8bit_count.bin
- OUT_FILE_NAME=out_8bit_count.bin
- RAND_FULL
- FIFO DEPTH

3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
 - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
 - cocotb testbench files

4 Simulation

There are a few different simulations that can be run for this core.

4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

5 Module Documentation

There is a single async module for this core.

- FIFO FIFO will buffer data from input to output.
- **FIFO_PIPE** FIFO_PIPE will provide a pipeline for timing issues.
- **FIFO_CONTROL** FIFO_CONTROL emulates the Xilinx FIFO IP interface and its behavior.

The next sections document the module in great detail.

fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

fifo

```
module fifo #(
parameter
FIFO_DEPTH
=
256,
parameter
BYTE_WIDTH
=
1,
parameter
COUNT_WIDTH
```

```
=
8,
parameter
FWFT
parameter
RD_SYNC_DEPTH
parameter
WR_SYNC_DEPTH
parameter
DC_SYNC_DEPTH
parameter
COUNT_DELAY
parameter
COUNT_ENA
1,
parameter
DATA_ZERO
parameter
ACK_ENA
parameter
RAM_TYPE
"block"
) ( input rd_clk, input rd_rstn, input rd_en, output rd_valid, output [(BY
```

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe.

Parameters

IFO_DEPTH rameter	Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-power of two will be rounded up to the next closest.
YTE_WIDTH rameter	How many bytes wide the data in/out will be.
OUNT_WIDTH rameter	Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth this should be 8).
WFT rameter	1 for first word fall through mode. 0 for normal.
D_SYNC_DEPTH rameter	Add in pipelining to read path. Defaults to 0.
/R_SYNC_DEPTH	Add in pipelining to write path. Defaults to 0.
C_SYNC_DEPTH trameter	Add in pipelining to data count path. Defaults to 0.
OUNT_DELAY rameter	Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock

domain!).

COUNT_ENA Enable the count output.

parameter

DATA_ZERO Zero out data output when enabled.

parameter

ACK_ENA Enable an ack when data is requested.

aramete

RAM_TYPE Set the RAM type of the fifo.

parameter

rd_valid

Ports

rd_clk Clock for read data

rd_rstnNegative edge reset for read.rd_enActive high enable of read interface.

rd_data Output data

rd_empty Active high output when read is empty.

wr_clk Clock for write data

wr_rstn Negative edge reset for write

wr_en Active high enable of write interface.

wr_ack Active high when enabled, that data write has been done.

Active high output that the data is valid.

wr_data Input data

wr_full Active high output that the FIFO is full.

data_count_clk Clock for data count

data_count_rstn Negative edge reset for data count.

data_count Output that indicates the amount of data in the FIFO.

INSTANTIATED MODULES

pipe

```
fifo_pipe #(

RD_SYNC_DEPTH(RD_SYNC_DEPTH),

WR_SYNC_DEPTH(WR_SYNC_DEPTH),

DC_SYNC_DEPTH(DC_SYNC_DEPTH),

BYTE_WIDTH(BYTE_WIDTH),

DATA_ZERO(DATA_ZERO),

COUNT_WIDTH(COUNT_WIDTH)
) pipe ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(rd_en), .rd_valid(s_rd_v)
```

Pipe for data sync/clock issues.

control

Block RAM control, so it will act like a FIFO.

inst_dc_block_ram

Block RAM

fifo ctrl.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Control block for fifo operations, emulates xilinx fifo.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

fifo_ctrl

```
module fifo_ctrl #(
parameter
FIFO_DEPTH
=
256,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
```

```
1,
parameter
COUNT_WIDTH
parameter
GREY_CODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
parameter
ACK_ENA
parameter
FWFT
) ( input rd_clk, input rd_rstn, input rd_en, output [ADDR_WIDTH-1:0] rd_add
```

Control block for fifo operations, emulates xilinx fifo.

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = parameter

2^8). Any non-power of two will be rounded up to the next closest.

BYTE_WIDTH How many bytes wide the data in/out will be.

parameter

ADDR WIDTH Width of the RAM address bus to write data to.

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo

depth(256 for fifo depth... this should be 8). parameter

GREY_CODE RAM address uses grey code instead of linear addressing.

COUNT_DELAY Delay count by one clock cycle of the data count clock. Set this to 0 to parameter

disable (only disable if read/write/data_count are on the same clock

domain!).

COUNT_ENA Enable the count output.

parameter

ACK ENA Enable ack on write.

parameter

FWFT 1 for first word fall through mode. 0 for normal.

parameter

Ports

rd_clk Clock for read data

rd rstn Negative edge reset for read.

Active high enable of read interface. rd_en rd_addr Address to read data from in RAM.

rd_validActive high output that the data is valid.rd_mem_enActive high enable to read from RAM.rd_emptyActive high output when read is empty.

wr_clk Clock for write data

wr_rstn Negative edge reset for write

wr_en Active high enable of write interface.wr_addr Address to write data to in RAM.

wr_ack Active high when enabled, that data write has been done.

wr_mem_en Active high enable to write to RAM.

wr_full Active high output that the FIFO is full.

data_count_clk Clock for data count

data_count_rstn Negative edge reset for data count.

data_count Output that indicates the amount of data in the FIFO.

fifo_pipe.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Pipe fifo signals to help with timing issues, if they arise.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

fifo_pipe

```
module fifo_pipe #(
parameter
RD_SYNC_DEPTH
=
0,
parameter
WR_SYNC_DEPTH
=
0,
parameter
DC_SYNC_DEPTH
```

```
parameter
BYTE_WIDTH

=
1,
parameter
DATA_ZERO
=
0,
parameter
COUNT_WIDTH
=
1
) ( input rd_clk, input rd_rstn, input rd_en, input rd_valid, input [(BYTE_V)]
```

Pipe fifo signals to help with timing issues, if they arise.

Parameters

BYTE_WIDTH How many bytes wide the data in/out will be.

parameter

COUNT_WIDTH Data count output width in bits. Should be the same power of two as

parameter fifo depth(256 for fifo depth... this should be 8).

RD_SYNC_DEPTH Add in pipelining to read path. Defaults to 0.

arameter

WR_SYNC_DEPTH Add in pipelining to write path. Defaults to 0.

paramete

DC_SYNC_DEPTH Add in pipelining to data count path. Defaults to 0.

parameter

DATA_ZERO Zero out data output when enabled.

parameter

Ports

rd clk Clock for read data

rd_rstn Negative edge reset for read.

rd_en Active high enable input of read interface.rd_valid Active high output input that the data is valid.

rd_data Output data input

rd_emptyRegistered Active high output when read is empty.r_rd_enRegistered Active high enable of read interface.r_rd_validRegistered Active high output that the data is valid.

r_rd_data Registered Output data

 ${f r}_{f r}{f r}_{f e}$ Active high output when read is empty.

wr_clk Clock for write data

wr_rstn Negative edge reset for write

wr_en Active high enable of write interface, feed into register.

wr_ack Active high when enabled, that data write has been done, feed into

register.

wr_data Input data, feed into register.

wr_full Active high output that the FIFO is full, feed into register.

r_wr_en Register Active high enable of write interface.

r_wr_ack Register Active high when enabled, that data write has been done.

r_wr_data Register Input data

r_wr_full Register Active high output that the FIFO is full.

data_count_clk Clock for data count

data_count_rstn Negative edge reset for data count.

data_count Output that indicates the amount of data in the FIFO.