fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe.

License MIT

fifo

```
module fifo #(
parameter
FIFO_DEPTH
 =
256,
parameter
BYTE_WIDTH
 =
1,
parameter
COUNT_WIDTH
```

```
 =
8,
parameter
FWFT
 =
0,
parameter
RD_SYNC_DEPTH
 =
0,
parameter
WR_SYNC_DEPTH
 =
0,
parameter
DC_SYNC_DEPTH
 =
0,
parameter
COUNT_DELAY
 =
1,
parameter
COUNT_ENA
 =
1,
parameter
DATA_ZERO
 =
0,
parameter
ACK_ENA
 =
0,
parameter
RAM_TYPE
 =
"block"
) ( input rd_clk, input rd_rstn, input rd_en, output rd_valid, output [(BY
```

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe.

Parameters

FIFO_DEPTH
parameter
Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any non-power of two will be rounded up to the next closest.

BYTE_WIDTH
parameter
How many bytes wide the data in/out will be.

COUNT_WIDTH
parameter
Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).

FWFT
parameter
1 for first word fall through mode. 0 for normal.

RD_SYNC_DEPTH
parameter
Add in pipelining to read path. Defaults to 0.

WR_SYNC_DEPTH
parameter
Add in pipelining to write path. Defaults to 0.

DC_SYNC_DEPTH
parameter
Add in pipelining to data count path. Defaults to 0.

COUNT_DELAY
parameter
Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock

	domain!).
COUNT_ENA parameter	Enable the count output.
DATA_ZERO parameter	Zero out data output when enabled.
ACK_ENA parameter	Enable an ack when data is requested.
RAM_TYPE parameter	Set the RAM type of the fifo.

Ports

rd_clk	Clock for read data
rd_rstn	Negative edge reset for read.
rd_en	Active high enable of read interface.
rd_valid	Active high output that the data is valid.
rd_data	Output data
rd_empty	Active high output when read is empty.
wr_clk	Clock for write data
wr_rstn	Negative edge reset for write
wr_en	Active high enable of write interface.
wr_ack	Active high when enabled, that data write has been done.
wr_data	Input data
wr_full	Active high output that the FIFO is full.
data_count_clk	Clock for data count
data_count_rstn	Negative edge reset for data count.
data_count	Output that indicates the amount of data in the FIFO.

INSTANTIATED MODULES

pipe

```
fifo_pipe #(
                                                                    .
RD_SYNC_DEPTH(RD_SYNC_DEPTH),
                                                                    .
WR_SYNC_DEPTH(WR_SYNC_DEPTH),
                                                                    .
DC_SYNC_DEPTH(DC_SYNC_DEPTH),
                                                                    .
BYTE_WIDTH(BYTE_WIDTH),
                                                                    .
DATA_ZERO(DATA_ZERO),
                                                                    .
COUNT_WIDTH(COUNT_WIDTH)
) pipe ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(rd_en), .rd_valid(s_rd_v
```

Pipe for data sync/clock issues.

control

```
 fifo_ctrl #(                                                                    .
 FIFO_DEPTH(c_FIFO_DEPTH),                                                       .
 BYTE_WIDTH(BYTE_WIDTH),                                                         .
 ADDR_WIDTH(c_PWR_FIFO),                                                         .
 COUNT_WIDTH(COUNT_WIDTH),                                                       .
 COUNT_DELAY(COUNT_DELAY),                                                       .
 COUNT_ENA(COUNT_ENA),                                                           .
 ACK_ENA(ACK_ENA),                                                               .
 FWFT(FWFT)
) control ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(s_rd_en), .rd_addr(s_
```

Block RAM control, so it will act like a FIFO.

inst_dc_block_ram

```
 dc_block_ram #(                                                                 .
 RAM_DEPTH(c_FIFO_DEPTH),                                                        .
 BYTE_WIDTH(BYTE_WIDTH),                                                         .
 ADDR_WIDTH(c_PWR_FIFO),                                                         .
 RAM_TYPE(RAM_TYPE)
) inst_dc_block_ram ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(s_rd_mem_en
```

Block RAM