# fifo\_pipe.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2021/06/29

## **INFORMATION**

#### **Brief**

Pipe fifo signals to help with timing issues, if they arise.

#### **License MIT**

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# fifo\_pipe

```
module fifo_pipe #(
parameter
RD_SYNC_DEPTH
=
0,
parameter
WR_SYNC_DEPTH
=
0,
parameter
DC_SYNC_DEPTH
```

Pipe fifo signals to help with timing issues, if they arise.

#### **Parameters**

**BYTE\_WIDTH** How many bytes wide the data in/out will be.

parameter

**COUNT\_WIDTH** Data count output width in bits. Should be the same power of two as

parameter fifo depth(256 for fifo depth... this should be 8).

**RD\_SYNC\_DEPTH** Add in pipelining to read path. Defaults to 0.

arameter

WR\_SYNC\_DEPTH Add in pipelining to write path. Defaults to 0.

paramete

**DC\_SYNC\_DEPTH** Add in pipelining to data count path. Defaults to 0.

parameter

**DATA\_ZERO** Zero out data output when enabled.

parameter

#### **Ports**

rd clk Clock for read data

rd\_rstn Negative edge reset for read.

rd\_en Active high enable input of read interface.rd\_valid Active high output input that the data is valid.

rd\_data Output data input

rd\_emptyRegistered Active high output when read is empty.r\_rd\_enRegistered Active high enable of read interface.r\_rd\_validRegistered Active high output that the data is valid.

r\_rd\_data Registered Output data

**r\_rd\_empty** Active high output when read is empty.

wr\_clk Clock for write data

wr\_rstn Negative edge reset for write

**wr\_en** Active high enable of write interface, feed into register.

wr\_ack Active high when enabled, that data write has been done, feed into

register.

wr\_data Input data, feed into register.

**wr\_full** Active high output that the FIFO is full, feed into register.

**r\_wr\_en** Register Active high enable of write interface.

**r\_wr\_ack** Register Active high when enabled, that data write has been done.

**r\_wr\_data** Register Input data

**r\_wr\_full** Register Active high output that the FIFO is full.

data\_count\_clk Clock for data count

**data\_count\_rstn** Negative edge reset for data count.

**data\_count** Output that indicates the amount of data in the FIFO.