fifo_ctrl.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Control block for fifo operations, emulates xilinx fifo.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

fifo ctrl

```
module fifo_ctrl #(
parameter
FIFO_DEPTH
=
256,
parameter
BYTE_WIDTH
=
1,
parameter
ADDR_WIDTH
```

```
=
parameter
COUNT_WIDTH
parameter
GREY_CODE
parameter
COUNT_DELAY
parameter
COUNT_ENA
parameter
ACK_ENA
parameter
FWFT
) ( input rd_clk, input rd_rstn, input rd_en, output [ADDR_WIDTH-1:0] rd_add
```

Control block for fifo operations, emulates xilinx fifo.

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = parameter

2^8). Any non-power of two will be rounded up to the next closest.

BYTE_WIDTH How many bytes wide the data in/out will be.

ADDR WIDTH Width of the RAM address bus to write data to. parameter

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo

depth(256 for fifo depth... this should be 8). parameter

GREY_CODE RAM address uses grey code instead of linear addressing.

COUNT_DELAY Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock parameter

domain!).

COUNT_ENA Enable the count output. parameter

ACK ENA Enable ack on write.

parameter **FWFT** 1 for first word fall through mode. 0 for normal.

parameter

Ports

rd_clk Clock for read data

rd rstn Negative edge reset for read.

Active high enable of read interface. rd_en rd_addr Address to read data from in RAM.

rd_validActive high output that the data is valid.rd_mem_enActive high enable to read from RAM.rd_emptyActive high output when read is empty.

wr_clk Clock for write data

wr_rstn Negative edge reset for write

wr_en Active high enable of write interface.wr_addr Address to write data to in RAM.

wr_ack Active high when enabled, that data write has been done.

wr_mem_en Active high enable to write to RAM.

wr_full Active high output that the FIFO is full.

data_count_clk Clock for data count

data_count_rstn Negative edge reset for data count.

data_count Output that indicates the amount of data in the FIFO.