fifo.v

AUTHORS

JAY CONVERTINO

DATES

2021/06/29

INFORMATION

Brief

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe. Emulates Xilinx FIFO core.

License MIT

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

fifo

```
module fifo #(
parameter
FIFO_DEPTH
=
256,
parameter
BYTE_WIDTH
=
1,
parameter
COUNT_WIDTH
=
8,
parameter
```

```
FWFT
parameter
RD_SYNC_DEPTH
parameter
WR_SYNC_DEPTH
parameter
DC_SYNC_DEPTH
parameter
COUNT_DELAY
parameter
COUNT_ENA
1.
parameter
DATA_ZERO
parameter
ACK_ENA
Θ,
parameter
RAM_TYPE
"block"
) ( input rd_clk, input rd_rstn, input rd_en, output rd_valid, output [(BY
```

Wrapper to tie together fifo_ctrl, fifo_mem, and fifo_pipe.

Parameters

FIFO_DEPTH Depth of the fifo, must be a power of two number(divisable aka 256 = 2^8). Any

non-power of two will be rounded up to the next closest. parameter

BYTE_WIDTH How many bytes wide the data in/out will be.

parameter

COUNT_WIDTH Data count output width in bits. Should be the same power of two as fifo depth(256

for fifo depth... this should be 8). parameter

FWFT 1 for first word fall through mode. 0 for normal.

parameter

RD_SYNC_DEPTH Add in pipelining to read path. Defaults to 0.

parameter

WR_SYNC_DEPTH Add in pipelining to write path. Defaults to 0.

DC_SYNC_DEPTH Add in pipelining to data count path. Defaults to 0.

parameter

COUNT_DELAY Delay count by one clock cycle of the data count clock. Set this to 0 to disable parameter

(only disable if read/write/data_count are on the same clock domain!).

COUNT_ENA Enable the count output.

DATA_ZERO Zero out data output when enabled.

ACK_ENA Enable an ack when data is requested.

parameter

RAM_TYPE Set the RAM type of the fifo.

parameter

Ports

rd_clk Clock for read data

rd_rstn
 rd_en
 Active high enable of read interface.
 rd_valid
 Active high output that the data is valid.

rd_data Output data

rd_empty Active high output when read is empty.

wr_clk Clock for write data

wr_rstn Negative edge reset for write

wr_en Active high enable of write interface.

wr_ack Active high when enabled, that data write has been done.

wr_data Input data

wr_full Active high output that the FIFO is full.

data_count_clk Clock for data count

data_count Output that indicates the amount of data in the FIFO.

INSTANTIATED MODULES

pipe

```
fifo_pipe #(

RD_SYNC_DEPTH(RD_SYNC_DEPTH),

WR_SYNC_DEPTH(WR_SYNC_DEPTH),

DC_SYNC_DEPTH(DC_SYNC_DEPTH),

BYTE_WIDTH(BYTE_WIDTH),

DATA_ZERO(DATA_ZERO),

COUNT_WIDTH(COUNT_WIDTH)
) pipe ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(rd_en), .rd_valid(s_rd_v)
```

Pipe for data sync/clock issues.

control

```
fifo_ctrl #(

FIFO_DEPTH(c_FIFO_DEPTH),

BYTE_WIDTH(BYTE_WIDTH),
```

```
ADDR_WIDTH(c_PWR_FIFO),

COUNT_WIDTH(COUNT_WIDTH),

COUNT_DELAY(COUNT_DELAY),

COUNT_ENA(COUNT_ENA),

ACK_ENA(ACK_ENA),

FWFT(FWFT)
) control ( .rd_clk(rd_clk), .rd_rstn(rd_rstn), .rd_en(s_rd_en), .rd_addr(s_
```

Block RAM control, so it will act like a FIFO.

inst_dc_block_ram

Block RAM