# FIFO\_STIMULATOR



November 26, 2024

Jay Convertino

# **Contents**

1	Usage	2
	1.1 Introduction	
	1.2 Dependencies	
	1.2.1 fusesoc_info Depenecies	2
2	Architecture	2
3	Building	3
	3.1 fusesoc	3
	3.2 Source Files	3
	3.2.1 fusesoc_info File List	3
	3.3 Targets	3
	3.3.1 fusesoc_info Targets	3
	3.4 Directory Guide	4
4	Simulation	5
5	Module Documentation 5.1 fifo stimulator modules	<b>6</b> 7
	5.2 textbench for stimulator	

# 1 Usage

### 1.1 Introduction

This core contains two modules. A writer, and reader that should be placed on the output, and input of the device under test. This will stream data through till is has read all data.

# 1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

## 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:utility:helper:1.0.0
- · dep tb
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim\_helper
- · dep vpi
  - AFRL:vpi:binary\_file\_io:1.0.0

# 2 Architecture

The project contains two modules write\_fifo\_stimulus and read\_fifo\_stimulus. The read\_fifo\_stimulus is used to take input data from the wr\_fifo interface (input) and write it to a file. Essentially it goes DUT\_RD\_FIFO to read\_fifo\_stimulus(WR\_FIFO). write\_fifo\_stimulus is used to read a file and push that data to the rd\_fifo interface (output). Essentially it goes write fifo stimulus(WR\_FIFO) to DUT\_RD\_FIFO.

This core uses a custom library for reading and writing files called vpi\_binary\_file\_io. This library provides multithreaded file reads using a ring buffer between processes. The core will also puncture data according to its bit type. X/Z values are tossed if they are contained in a byte.

• tm\_stim\_fifo Contains two modules write\_fifo\_stimulus and read\_fifo\_stimulus.

Please see 5 for more information per target.

# 3 Building

The all FIFO stimulator modules are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

## 3.2.1 fusesoc\_info File List

- src
  - 'src/tm\_stim\_fifo.v': 'file\_type': 'verilogSource'
- tb
  - 'tb/tb\_fifo.v': 'file\_type': 'verilogSource'

# 3.3 Targets

### 3.3.1 fusesoc\_info Targets

default

Info: Default for simulation fileset.

sim

Info: Default for icarus simulation.

sim\_rand\_data

Info: Random data input.

• sim\_rand\_full\_rand\_data

Info: Random data, random ready input.

• sim\_8bit\_count\_data

Info: Counter data input.

• sim\_rand\_full\_8bit\_count\_data

Info: Counter data, random ready input.

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for fifo\_stimulator.
- 3. **tb** Contains test bench files.

# 4 Simulation

There is no simulation at the moment. Maybe a future addition?

# **5 Module Documentation**

There project has multiple modules. The targets are the top system wrappers.

- tm\_stim\_fifo
- tb\_fifo

The next sections document the module in great detail.

# tm\_stim\_fifo.v

#### **AUTHORS**

# **JAY CONVERTINO**

### **DATES**

### 2023/01/30

# **INFORMATION**

### **Brief**

Generic FIFO test bench modules (stimulus).

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# write\_fifo\_stimulus

```
module write_fifo_stimulus #(
parameter
BYTE_WIDTH
=
1,
parameter
BYTE_SWAP
=
0,
parameter
FWFT
```

```
=
0,
parameter
FILE
=
"test.bin"
) ( input rd_clk, input rd_rstn, input rd_en, output reg rd_valid, output |
```

Simulator core to read file data, and output it to write fifo dut.

#### **Parameters**

**BYTE\_WIDTH** data width in bytes for data bus

parameter

**BYTE\_SWAP** swap bytes fed to the DUT

parameter

**FWFT** Turn on or off first word fall through mode.

parameter

FILE input file name

parameter

#### **Ports**

rd\_clk Read clock

rd\_rstn Read reset negative

rd\_en enable readrd\_valid read data validrd\_data read data

**rd\_empty** read has no data

**eof** end of input file has been reached.

# read\_fifo\_stimulus

```
module read_fifo_stimulus #(
parameter
BYTE_WIDTH
=
1,
parameter
ACK_ENA
=
0,
parameter
RAND_FULL
=
0,
parameter
FILE
=
"out.bin"
) ( input wr_clk, input wr_rstn, input wr_en, output reg wr_ack, input [(B)]
```

Simulator core to write file data, from input over write fifo dut. This module will keep a constant ready to the dut.

#### **Parameters**

**BYTE\_WIDTH** data width in bytes for data bus

parameter

**ACK\_ENA** enable ack if set to 1 (does nothing at the moment, ack is not used

parameter

**RAND\_FULL** randomize the full output signal

parameter

FILE output file name

parameter

### **Ports**

wr\_clk Write clock

wr\_rstn Write reset negative

wr\_en enable write

wr\_ack write data has been written

wr\_data write data

wr\_full can't write data, destination is full.

**eof** Exit if end of file is reached.

# tb fifo.v

#### **AUTHORS**

# **JAY CONVERTINO**

### **DATES**

### 2023/01/30

# **INFORMATION**

### **Brief**

Generic FIFO test bench top.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### tb axis

Generic AXIS test bench top with verification.

#### **Parameters**

IN\_FILE\_NAME Name of the input file to read from.

OUT\_FILE\_NAME Name of the output file to write.

**RAND\_FULL** Randomize the full signal from the writer (read\_fifo\_stimulus) core.

### **INSTANTIANTED MODULES**

# clk\_stim

```
clk_stimulus #(
    CLOCKS(1),
    CLOCK_BASE(1000000),
    CLOCK_INC(1000),
    RESETS(1),
    RESET_BASE(2000),
    RESET_INC(100)
) clk_stim ( .clkv(tb_stim_clk), .rstnv(tb_stim_rstn), .rstv() )
```

Generate a clock for the modules.

# write\_fifo\_stim

```
write_fifo_stimulus #(

BYTE_WIDTH(BUS_WIDTH),

FILE(IN_FILE_NAME)
) write_fifo_stim ( .rd_clk(tb_stim_clk), .rd_rstn(tb_stim_rstn), .rd_en(~tl
```

Read a file and output to a wr\_fifo interface from the read.

# read\_fifo\_stim

Write a file from the input from a rd\_fifo interface to the write.