tm_stim_fifo.v

AUTHORS

JAY CONVERTINO

DATES

2023/01/30

INFORMATION

Brief

Generic FIFO test bench modules (stimulus).

License MIT

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

write fifo stimulus

```
module write_fifo_stimulus #(
parameter
BYTE_WIDTH
=
1,
parameter
BYTE_SWAP
=
0,
parameter
FWFT
```

```
parameter
FILE

"test.bin"
) ( input rd_clk, input rd_rstn, input rd_en, output reg rd_valid, output |
```

Simulator core to read file data, and output it to write fifo dut.

Parameters

BYTE_WIDTH data width in bytes for data bus

parameter

BYTE_SWAP swap bytes fed to the DUT

parameter

FWFT Turn on or off first word fall through mode.

parameter

FILE input file name

parameter

Ports

rd_clk Read clock

rd_rstn Read reset negative

rd_en enable readrd_valid read data validrd_data read datard_empty read has no data

ru_empty read has no data

eof end of input file has been reached.

read fifo stimulus

Simulator core to write file data, from input over write fifo dut. This module will keep a constant ready to the dut.

Parameters

BYTE_WIDTH data width in bytes for data bus

parameter

ACK_ENA enable ack if set to 1 (does nothing at the moment, ack is not used

parameter

RAND_FULL randomize the full output signal

parameter

FILE output file name

parameter

Ports

wr_clk Write clock

wr_rstn Write reset negative

wr_en enable write

wr_ack write data has been written

wr_data write data

wr_full can't write data, destination is full.

eof Exit if end of file is reached.