system_pl_wrapper.v

AUTHORS

JAY CONVERTINO

DATES

2023/11/02

INFORMATION

Brief

System wrapper for pl only for arria10soc board.

License MIT

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

system_pl_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

System wrapper for pl only for arria10soc board.

Parameters

FPGA TECHNOLOGY Type of FPGA, such as Ultrascale, Arria 10. 103 is for Arria

ameter

FPGA_FAMILY Sub type of fpga, such as GX, SX, etc. 1 is for SX

parameter

SPEED_GRADE Number that corresponds to the ships recommended

parameter speed. 2 is for 2.

DEV_PACKAGE Specify a number that is equal to the manufactures

parameter package. 3 is for FBGA.

ADC_INIT_DELAY Initial Delay for the ADC

parameter

DAC_INIT_DELAY Initial Delay for the DAC

parameter

DELAY_REFCLK_FREQUENCY Reference clock frequency used for ad_data_in instances

parameter

Ports

AXI Lite control bus axi_aclk AXI Lite control bus axi_aresetn s_axi_awvalid AXI Lite control bus s_axi_awaddr AXI Lite control bus s_axi_awready AXI Lite control bus s_axi_awprot AXI Lite control bus AXI Lite control bus s_axi_wvalid s_axi_wdata AXI Lite control bus AXI Lite control bus s_axi_wstrb s_axi_wready AXI Lite control bus s_axi_bvalid AXI Lite control bus s_axi_bresp AXI Lite control bus s_axi_bready AXI Lite control bus

s axi arvalid AXI Lite control bus s_axi_araddr AXI Lite control bus s_axi_arready AXI Lite control bus s_axi_arprot AXI Lite control bus s axi rvalid AXI Lite control bus s_axi_rready AXI Lite control bus s axi rresp AXI Lite control bus s_axi_rdata AXI Lite control bus adc_dma_irq fmcomms2-3 ADC irq dac_dma_irq fmcomms2-3 DAC irq delay_clk fmcomms2-3 delay clock rx clk in p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx_frame_in_p fmcomms2-3 receive frame rx_frame_in_n fmcomms2-3 receive frame rx_data_in_p fmcomms2-3 receive lvds data rx data in n fmcomms2-3 receive lvds data tx clk out p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx_frame_out_p fmcomms2-3 transmit frame tx_frame_out_n tx_data_out_p fmcomms2-3 transmit lvds data tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable fmcomms2-3 txnrx select txnrx up_enable fmcomms2-3 enable input up_txnrx fmcomms2-3 txnrx select input tdd_sync_t fmcomms2-3 TDD sync i/o tdd_sync_i fmcomms2-3 TDD sync i/o tdd_sync_o fmcomms2-3 TDD sync i/o adc_m_dest_axi_awaddr fmcomms2-3 ADC DMA adc_m_dest_axi_awlen fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc_m_dest_axi_awsize adc_m_dest_axi_awburst fmcomms2-3 ADC DMA adc_m_dest_axi_awprot fmcomms2-3 ADC DMA adc_m_dest_axi_awcache fmcomms2-3 ADC DMA adc_m_dest_axi_awvalid fmcomms2-3 ADC DMA adc_m_dest_axi_awready fmcomms2-3 ADC DMA adc_m_dest_axi_wdata fmcomms2-3 ADC DMA adc_m_dest_axi_wstrb fmcomms2-3 ADC DMA adc_m_dest_axi_wready fmcomms2-3 ADC DMA adc m dest axi wvalid fmcomms2-3 ADC DMA

adc_m_dest_axi_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc_m_dest_axi_bresp fmcomms2-3 ADC DMA adc_m_dest_axi_bready fmcomms2-3 ADC DMA fmcomms2-3 DAC DMA dac_m_src_axi_arready dac_m_src_axi_arvalid fmcomms2-3 DAC DMA dac_m_src_axi_araddr fmcomms2-3 DAC DMA dac_m_src_axi_arlen fmcomms2-3 DAC DMA dac m src axi arsize fmcomms2-3 DAC DMA dac_m_src_axi_arburst fmcomms2-3 DAC DMA dac_m_src_axi_arprot fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac_m_src_axi_arcache dac m src axi rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac_m_src_axi_rvalid dac_m_src_axi_rresp fmcomms2-3 DAC DMA dac_m_src_axi_rlast fmcomms2-3 DAC DMA

INSTANTIANTED MODULES

inst_ad9361_pl_wrapper

```
ad9361_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),

AXI_DMAC_ADC_ADDR(32'h00010000),

AXI_DMAC_DAC_ADDR(32'h00014000),

AXI_AD9361_ADDR(32'h00000000)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361_pl_wrapper for the fmcomms2-3 device.