# FMCOMMS2-3



November 21, 2024

Jay Convertino

# **Contents**

1	Usage 1.1 Introduction	2 2 2 2
2	Architecture	4
3	Building         3.1 fusesoc          3.2 Source Files          3.2.1 fusesoc_info File List          3.3 Targets          3.3.1 fusesoc_info Targets          3.4 Directory Guide	<b>4</b> 4 4 6 6 7
4	Simulation	8
5	5.2 hanpilot system pl	63 67 74

# 1 Usage

#### 1.1 Introduction

The fmcomms2-3 project builds a FPGA base system for the fmcomms2 and fmcomms3 Analog Devices development boards. Project targets are listed in 3.3. The base IP for the Analog Devices parts are from the Analog Devices HDL repo. They have been converted into fusesoc cores and some modifications have been made. Modifications include making the ADC/DAC routes both use AXIS out of the DMAs. The Intel FPGA targets now uses ad\_data/ad\_clock cores, clock select, and DC filter to reach functionally on par with Xilinx targets.

# 1.2 Dependencies

The following are the dependencies of the cores.

- · fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

#### 1.2.1 fusesoc\_info Depenecies

- zed
  - AFRL:utility:digilent\_zed\_board\_base:1.0.0
  - AFRL:utility:vivado\_board\_support\_packages
  - AD:common:ad iobuf:1.0.0
- zed bootgen
  - AFRL:utility:digilent zed boot gen:1.0.0
- zc706
  - AFRL:utility:xilinx\_zc706\_board\_base:1.0.0
  - AFRL:utility:vivado\_board\_support\_packages
  - AD:common:ad iobuf:1.0.0
- zc706\_bootgen
  - AFRL:utility:xilinx zc706 boot gen:1.0.0
- zc702
  - AFRL:utility:xilinx zc702 board base:1.0.0

- AFRL:utility:vivado\_board\_support\_packages
- AD:common:ad\_iobuf:1.0.0
- zc702\_bootgen
  - AFRL:utility:xilinx zc702 boot gen:1.0.0
- zcu102
  - AFRL:utility:xilinx\_zcu102\_board\_base:1.0.0
  - AFRL:utility:vivado\_board\_support\_packages
- zcu102\_bootgen
  - AFRL:utility:xilinx\_zcu102\_boot\_gen:1.0.0
- hanpilot
  - AFRL:utility:terasic\_hanpilot\_board\_base:1.0.0
- hanpilot\_bootgen
  - AFRL:utility:terasic\_hanpilot\_boot\_gen:1.0.0
- alosoc
  - AFRL:utility:intel a10soc board base:1.0.0
- a10soc\_bootgen
  - AFRL:utility:intel a10soc boot gen:1.0.0
- dep
  - AD:RF\_Transceiver:axi\_ad9361:1.0.0
  - AD:utility:tdd\_sync:1.0.0
  - AD:memory controller:axi dmac:1.0.0
  - AD:data flow:util cpack axis:1.0.0
  - AD:data flow:util upack:2.0.0
  - AD:buffer:util\_rfifo:1.0.0
  - AD:buffer:util wfifo:1.0.0
  - AD:common:util\_clkdiv:1.0.0
  - AD:common:ad\_rst:1.0.0
  - AFRL:utility:tcl\_helper\_check:1.0.0
  - zipcpu:axi\_lite:crossbar:1.0.0

### 2 Architecture

The project contains four wrappers

- **system\_wrapper** Contains the top level project module and contains system pl wrapper and system ps wrapper.
- **system\_pl\_wrapper** Contains the AD9361 wrapper and any support IP's in the program logic.
- ad9361\_pl\_wrapper Contains all program logic IP's dealing with the AD9361.
- system\_ps\_wrapper Contains the processor system IP wrappers.

Please see 5 for more information per target.

# 3 Building

The all fmcomms2-3 core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

#### 3.2 Source Files

#### 3.2.1 fusesoc info File List

- src ad9361 pl
  - 'common/ad9361\_pl\_wrapper.v': 'file\_type': 'verilogSource'
- zed
  - 'zed/system constr.xdc': 'file type': 'xdc'

- 'zed/system\_wrapper.v': 'file\_type': 'verilogSource'
- 'zed/system pl wrapper.v': 'file type': 'verilogSource'
- 'zed/system pl gen.tcl': 'file type': 'tclSource'
- 'zed/system gen.tcl': 'file type': 'tclSource'

#### zc706

- 'zc706/system constr.xdc': 'file type': 'xdc'
- 'zc706/system\_wrapper.v': 'file\_type': 'verilogSource'
- 'zc706/system pl wrapper.v': 'file type': 'verilogSource'
- 'zc706/system pl gen.tcl': 'file type': 'tclSource'
- 'zc706/system\_gen.tcl': 'file\_type': 'tclSource'

#### zc702

- 'zc702/system\_constr.xdc': 'file\_type': 'xdc'
- 'zc702/system wrapper.v': 'file type': 'verilogSource'
- 'zc702/system\_pl\_wrapper.v': 'file\_type': 'verilogSource'
- 'zc702/system pl gen.tcl': 'file type': 'tclSource'
- 'zc702/system gen.tcl': 'file type': 'tclSource'

#### • zcu102

- 'zcu102/system constr.xdc': 'file type': 'xdc'
- 'zcu102/system wrapper.v': 'file type': 'verilogSource'
- 'zcu102/system pl wrapper.v': 'file type': 'verilogSource'
- 'zcu102/system pl gen.tcl': 'file type': 'tclSource'
- 'zcu102/system gen.tcl': 'file type': 'tclSource'

#### hanpilot

- 'hanpilot/system constr.sdc': 'file type': 'SDC'
- 'hanpilot/system wrapper.v': 'file type': 'verilogSource'
- 'hanpilot/system pl wrapper.v': 'file type': 'verilogSource'
- 'hanpilot/system pl gen.tcl': 'file type': 'tclSource'
- 'hanpilot/system\_gen.tcl': 'file\_type': 'tclSource'

#### • alosoc

- 'a10soc/system constr.sdc': 'file type': 'SDC'
- 'a10soc/system wrapper.v': 'file type': 'verilogSource'
- 'a10soc/system\_pl\_wrapper.v': 'file\_type': 'verilogSource'
- 'a10soc/system\_pl\_gen.tcl': 'file\_type': 'tclSource'
- 'a10soc/system gen.tcl': 'file type': 'tclSource'

# 3.3 Targets

#### 3.3.1 fusesoc\_info Targets

default

Info: Default target, do not use.

zed

Info: zedboard target.

zed\_bootgen

Info: zed build with boot.bin output in BOOTFS folder.

zc706

Info: zc706 target.

zc706\_bootgen

Info: zc706 build with boot.bin output in BOOTFS folder.

• zc702

Info: zc702 target.

• zc702\_bootgen

Info: zc702 build with boot.bin output in BOOTFS folder.

• zcu102

Info: zcu102 target.

• zcu102 bootgen

Info: zcu102 build with boot.bin output in BOOTFS folder.

hanpilot

Info: hanpilot target.

hanpilot\_bootgen

Info: hanpilot build with BOOTFS file generation.

• alosoc

Info: a10soc target.

a10soc\_bootgen

Info: arria10 build with BOOTFS file generation.

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. docs Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. alosoc Contains source files for Arria 10 soc
- 3. common Contains source file wrapper for ad9361 core
- 4. **hanpilot** Contains source files for Arria based hanpilot
- 5. **zc702** Contains source files for Xilinx zc702
- 6. **zc706** Contains source files for Xilinx zc706
- 7. zcu102 Contains source files for Xilinx zcu102
- 8. zed Contains source files for Digilent Zedboard

# 4 Simulation

There is no simulation at the moment. This is dues to the AD9361 and ARM subsystems. Maybe a future addition with Vexriscv?

# 5 Module Documentation

There project has multiple modules. The targets are the top system wrappers.

- ad9361 system pl
- hanpilot system pl
- hanpilot system
- zc702 system pl
- zc702 system
- zc706 system pl
- zc706 system
- zcu102 system pl
- zcu102 system
- zed system pl
- zed system
- a10soc system pl
- a10soc system

The next sections document the module in great detail.

# ad9361\_pl\_wrapper.v

#### **AUTHORS**

# **JAY CONVERTINO**

#### **DATES**

#### 2023/11/02

### **INFORMATION**

#### **Brief**

AD9361 core and support core wrapper.

#### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# ad9361\_pl\_wrapper

```
module ad9361_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
=
Θ,
parameter
DEV_PACKAGE
parameter
ADC_INIT_DELAY
23,
parameter
DAC_INIT_DELAY
parameter
DELAY_REFCLK_FREQUENCY
200,
parameter
DMA_AXI_PROTOCOL_TO_PS
parameter
AXI_DMAC_ADC_ADDR
321h7C400000,
parameter
AXI_DMAC_DAC_ADDR
321h7C420000,
parameter
AXI_AD9361_ADDR
321h79020000
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_a
```

AD9361 core and support core wrapper.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

parameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

DAC\_INIT\_DELAY Initial Delay for the DAC

parameter

#### **Ports**

axi\_aclkAXI Lite control busaxi\_aresetnAXI Lite control buss\_axi\_awvalidAXI Lite control bus

s\_axi\_awaddr AXI Lite control bus AXI Lite control bus s\_axi\_awready s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s axi wstrb AXI Lite control bus s\_axi\_wready AXI Lite control bus s\_axi\_bvalid AXI Lite control bus AXI Lite control bus s\_axi\_bresp s\_axi\_bready AXI Lite control bus s\_axi\_arvalid AXI Lite control bus s axi araddr AXI Lite control bus s\_axi\_arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus s\_axi\_rvalid AXI Lite control bus s axi rready AXI Lite control bus s\_axi\_rresp AXI Lite control bus s axi rdata AXI Lite control bus adc\_dma\_irq fmcomms2-3 ADC irq dac dma irq fmcomms2-3 DAC irq delay\_clk fmcomms2-3 delay clock fmcomms2-3 receive clock in rx clk in p rx\_clk\_in\_n fmcomms2-3 receive clock in

rx frame in p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx data in p fmcomms2-3 receive lvds data rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx\_clk\_out\_n fmcomms2-3 transmit clock tx frame out p fmcomms2-3 transmit frame tx\_frame\_out\_n fmcomms2-3 transmit frame tx\_data\_out\_p fmcomms2-3 transmit lvds data tx\_data\_out\_n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable fmcomms2-3 txnrx select txnrx fmcomms2-3 enable input up enable up\_txnrx fmcomms2-3 txnrx select input tdd sync t fmcomms2-3 TDD sync i/o tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd\_sync\_o fmcomms2-3 TDD sync i/o adc\_m\_dest\_axi\_awaddr fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA adc m dest axi awsize fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awready fmcomms2-3 ADC DMA adc m dest axi wdata fmcomms2-3 ADC DMA adc m dest axi wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bvalid fmcomms2-3 ADC DMA adc m dest axi bresp fmcomms2-3 ADC DMA adc m dest axi bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac m src axi arlen fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast fmcomms2-3 DAC DMA

#### **INSTANTIANTED MODULES**

#### inst axi ad9361

```
axi_ad9361 #(

ID(0),

MODE_1R1T(0),

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),
```

```
DEV_PACKAGE(DEV_PACKAGE),
TDD_DISABLE(1),
PPS_RECEIVER_ENABLE(0),
CMOS_OR_LVDS_N(0),
ADC_INIT_DELAY(ADC_INIT_DELAY),
ADC_DATAPATH_DISABLE(0),
ADC_USERPORTS_DISABLE(0),
ADC_DATAFORMAT_DISABLE(0),
ADC_DCFILTER_DISABLE(0),
ADC_IQCORRECTION_DISABLE(0),
DAC_INIT_DELAY(DAC_INIT_DELAY),
DAC_CLK_EDGE_SEL(0),
DAC_IODELAY_ENABLE(0),
DAC_DATAPATH_DISABLE(0),
DAC_DDS_DISABLE(0),
DAC_DDS_TYPE(1),
DAC_DDS_CORDIC_DW(14),
DAC_DDS_CORDIC_PHASE_DW(13),
DAC_USERPORTS_DISABLE(0),
DAC_IQCORRECTION_DISABLE(0),
IO_DELAY_GROUP("dev_if_delay_group"),
MIMO_ENABLE(0),
USE_SSI_CLK(1),
DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),
RX_NODPA(0)
) inst_axi_ad9361 ( .rx_clk_in_p(rx_clk_in_p), .rx_clk_in_n(rx_clk_in_n), ...
```

Analog Devices ad9361 interface core

# inst\_adc\_axi\_dmac

```
axi_dmac #(

ID(0),

DMA_DATA_WIDTH_SRC(64),

DMA_DATA_WIDTH_DEST(64),

...
```

```
DMA_LENGTH_WIDTH(24),
DMA_2D_TRANSFER(0),
ASYNC_CLK_REQ_SRC(1),
ASYNC_CLK_SRC_DEST(1),
ASYNC_CLK_DEST_REQ(0),
AXI_SLICE_DEST(0),
AXI_SLICE_SRC(0),
SYNC_TRANSFER_START(1),
CYCLIC(0),
DMA_AXI_PROTOCOL_DEST(DMA_AXI_PROTOCOL_TO_PS),
DMA_AXI_PROTOCOL_SRC(1),
DMA_TYPE_DEST(0),
DMA_TYPE_SRC(1),
DMA_AXI_ADDR_WIDTH(32),
MAX_BYTES_PER_BURST(128),
FIFO_SIZE(8),
AXI_ID_WIDTH_SRC(6),
AXI_ID_WIDTH_DEST(6),
DMA_AXIS_ID_W(8),
DMA_AXIS_DEST_W(4),
DISABLE_DEBUG_REGISTERS(0),
ENABLE_DIAGNOSTICS_IF(0),
ALLOW_ASYM_MEM(1)
) inst_adc_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s
```

Analog Devices DMA for AD9361 ADC

# inst\_dac\_axi\_dmac

```
axi_dmac #(

ID(0),

DMA_DATA_WIDTH_SRC(64),

DMA_DATA_WIDTH_DEST(64),

DMA_LENGTH_WIDTH(24),

DMA_2D_TRANSFER(0),
```

```
ASYNC_CLK_REQ_SRC(0),
ASYNC_CLK_SRC_DEST(1),
ASYNC_CLK_DEST_REQ(1),
AXI_SLICE_DEST(0),
AXI_SLICE_SRC(0),
SYNC_TRANSFER_START(0),
CYCLIC(1),
DMA_AXI_PROTOCOL_DEST(1),
DMA_AXI_PROTOCOL_SRC(DMA_AXI_PROTOCOL_TO_PS),
DMA_TYPE_DEST(1),
DMA_TYPE_SRC(0),
DMA_AXI_ADDR_WIDTH(32),
MAX_BYTES_PER_BURST(128),
FIF0_SIZE(8),
AXI_ID_WIDTH_SRC(6),
AXI_ID_WIDTH_DEST(6),
DMA_AXIS_ID_W(8),
DMA_AXIS_DEST_W(4),
DISABLE_DEBUG_REGISTERS(0),
ENABLE_DIAGNOSTICS_IF(0),
ALLOW_ASYM_MEM(1)
) inst_dac_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn),
```

Analog Devices DMA for AD9361 DAC

# inst\_adc\_cpack

Analog Devices Utility to take ad9361 data and pack it to a AXIS bus for the ADC

# inst\_dac\_cpack

# inst dac fifo

```
util_rfifo #(
    NUM_OF_CHANNELS(4),
    DIN_DATA_WIDTH(16),
    DOUT_DATA_WIDTH(16),
    DIN_ADDRESS_WIDTH(4)
    ) inst_dac_fifo ( .din_rstn(p_aresetn), .din_clk(d_clk), .din_enable_0(fifo)
```

Analog Devices FIFO for AD9361 DAC BUS

### inst\_adc\_fifo

```
util_wfifo #(
NUM_OF_CHANNELS(4),
DIN_DATA_WIDTH(16),
DOUT_DATA_WIDTH(16),
DIN_ADDRESS_WIDTH(4)
) inst_adc_fifo ( .din_rst(ad_reset_o), .din_clk(l_clk), .din_enable_0(adc_
```

Analog Devices FIFO for AD9361 ADC BUS

# inst\_clkdiv

```
util_clkdiv #(
.
SIM_DEVICE(SIM_DEVICE)
) inst_clkdiv ( .clk(l_clk), .clk_sel(adc_r1_mode & dac_r1_mode), .clk_out
```

Analog Devices Clock Divider with select

# isnt\_util\_tdd\_sync

```
util_tdd_sync #(

TDD_SYNC_PERIOD(1000000000)
) isnt_util_tdd_sync ( .clk(axi_aclk), .rstn(axi_aresetn), .sync_mode(tdd_sync_aresetn))
```

Analog Devices tdd sync utility

#### inst ad reset

```
ad_rst inst_ad_reset (
    rst_async(~axi_aresetn),
    clk(d_clk),
    rstn(p_aresetn),
    rst(p_reset)
)
```

Analog Devices reset sync

# inst\_axilxbar

AXI Lite crossbar for ADC DMA, DAC DMA, and AD9361 control registers.

# system\_pl\_wrapper.v

#### **AUTHORS**

# **JAY CONVERTINO**

#### **DATES**

#### 2023/11/02

### **INFORMATION**

#### **Brief**

System wrapper for pl only for hanpilot board.

#### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

b,
parameter
ADC_INIT_DELAY

a

23,
parameter
DAC_INIT_DELAY

b,
parameter
DELAY_REFCLK_FREQUENCY

a

200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awvalid, input
```

System wrapper for pl only for hanpilot board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 103 is for Arria

meter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 1 is for SX

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 2 is for 2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for FBGA.

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

#### **Ports**

AXI Lite control bus axi\_aclk AXI Lite control bus axi\_aresetn s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus AXI Lite control bus s\_axi\_wready s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus s\_axi\_bready AXI Lite control bus

s axi arvalid AXI Lite control bus s\_axi\_araddr AXI Lite control bus s\_axi\_arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus s axi rvalid AXI Lite control bus s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s\_axi\_rdata AXI Lite control bus adc dma irq fmcomms2-3 ADC irq dac\_dma\_irq fmcomms2-3 DAC irq delay clk fmcomms2-3 delay clock rx clk in p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx data in n fmcomms2-3 receive lvds data tx clk out p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx\_frame\_out\_p fmcomms2-3 transmit frame tx\_frame\_out\_n fmcomms2-3 transmit lvds data tx\_data\_out\_p tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable txnrx fmcomms2-3 txnrx select up\_enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input tdd\_sync\_t fmcomms2-3 TDD sync i/o tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd\_sync\_o fmcomms2-3 TDD sync i/o fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awaddr adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awsize adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awready fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata adc\_m\_dest\_axi\_wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac m src axi arlen fmcomms2-3 DAC DMA dac m src axi arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac m src axi rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast fmcomms2-3 DAC DMA

#### **INSTANTIANTED MODULES**

# inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),

AXI_DMAC_ADC_ADDR(32'h00010000),

AXI_DMAC_DAC_ADDR(32'h00014000),

AXI_AD9361_ADDR(32'h00000000)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

# system\_wrapper.v

#### **AUTHORS**

# **JAY CONVERTINO**

#### **DATES**

#### 2023/11/02

### **INFORMATION**

#### **Brief**

System wrapper for pl and ps for hanpilot board.

#### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
103,
parameter
FPGA_FAMILY
=
1,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a,
parameter
DELAY_REFCLK_FREQUENCY

= 200,
parameter
ADC_INIT_DELAY

= 23,
parameter
DAC_INIT_DELAY

= 0
) ( input sys_clk, input sys_resetn, input hps_ddr_ref_clk, output [ 0:0] hp
```

System wrapper for pl and ps for hanpilot board.

#### **Parameters**

parameter 10.

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 1 is for SX

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 2 is for 2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for FBGA.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

#### **Ports**

Input clock for all clocks sys\_clk Input reset for all resets sys\_resetn hps\_ddr\_ref\_clk DDR port hps\_ddr\_clk\_p DDR port hps\_ddr\_clk\_n DDR port hps\_ddr\_a DDR port hps\_ddr\_ba DDR port hps\_ddr\_bg DDR port hps\_ddr\_cke DDR port hps\_ddr\_cs\_n DDR port hps\_ddr\_odt DDR port DDR port hps\_ddr\_reset\_n hps\_ddr\_act\_n DDR port

hps\_ddr\_parDDR porthps\_ddr\_alert\_nDDR porthps\_ddr\_dqs\_pDDR porthps\_ddr\_dqs\_nDDR porthps\_ddr\_dqDDR porthps\_ddr\_dbi\_nDDR porthps\_ddr\_rzqDDR port

hps\_eth\_rxclk **Ethernet Device** hps\_eth\_rxctl **Ethernet Device** hps\_eth\_rxd **Ethernet Device** hps\_eth\_txclk **Ethernet Device** hps\_eth\_txctl **Ethernet Device** hps\_eth\_txd **Ethernet Device** hps\_eth\_mdc **Ethernet Device** hps\_eth\_mdio **Ethernet Device** hps\_sdio\_clk SD card interface hps\_sdio\_cmd SD card interface hps\_sdio\_d SD card interface hps usb clk **USB** interface hps\_usb\_dir **USB** interface hps\_usb\_nxt USB interface hps usb stp **USB** interface hps\_usb\_d USB interface hps\_uart\_rx **UART** interface hps\_uart\_tx **UART** interface hps\_i2c\_sda i2c interface hps\_i2c\_scl i2c interface hps\_gpio **GPIO** interface

hps\_led LED output, heartbeat

hps\_key Used for reset
gpio\_bd\_i fmcomms2-3 gpio
gpio\_bd\_o fmcomms2-3 i2c
fmc\_i2c\_scl fmcomms2-3 i2c

rx\_clk\_in fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame fmcomms2-3 receive lvds data rx\_data\_in\_p rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx\_clk\_out\_n fmcomms2-3 transmit clock tx\_frame\_out\_p fmcomms2-3 transmit frame

tx\_frame\_out\_n fmcomms2-3 transmit frame tx data out p fmcomms2-3 transmit lvds data tx data out n fmcomms2-3 transmit lvds data enable fmcomms2-3 enable fmcomms2-3 txnrx select txnrx gpio\_resetb fmcomms2-3 gpio reset fmcomms2-3 gpio sync gpio\_sync gpio\_en\_agc fmcomms2-3 gpio enable agc gpio ctl fmcomms2-3 control gpio\_status fmcomms2-3 status fmcomms2-3 spi select spi\_csn spi\_clk fmcomms2-3 spi clk spi\_mosi fmcomms2-3 spi output spi\_miso fmcomms2-3 spi input

#### **INSTANTIANTED MODULES**

# inst\_system\_pl\_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

### inst\_system\_ps\_wrapper

```
m_axi_awready(w_axi_awready),
m_axi_wdata(w_axi_wdata),
m_axi_wstrb(w_axi_wstrb),
m_axi_wvalid(w_axi_wvalid),
m_axi_wready(w_axi_wready),
m_axi_bresp(w_axi_bresp),
m_axi_bvalid(w_axi_bvalid),
m_axi_bready(w_axi_bready),
m_axi_araddr(w_axi_araddr),
m_axi_arprot(w_axi_arprot),
m_axi_arvalid(w_axi_arvalid),
m_axi_arready(w_axi_arready),
m_axi_rdata(w_axi_rdata),
m_axi_rresp(w_axi_rresp),
m_axi_rvalid(w_axi_rvalid),
m_axi_rready(w_axi_rready),
sys_delay_clk_clk(s_delay_clk),
sys_clk_clk(sys_clk),
sys_gpio_bd_in_port(gpio_i[31:0]),
sys_gpio_bd_out_port(gpio_o[31:0]),
sys_gpio_in_export(gpio_i[63:32]),
sys_gpio_out_export(gpio_o[63:32]),
sys_hps_rstn_reset_n
                                                                         (
sys_resetn),
sys_rstn_reset_n
                                                                         (
sys_resetn_s),
sys_hps_io_hps_io_phery_emac0_TX_CLK
                                                                         (
hps_eth_txclk),
sys_hps_io_hps_io_phery_emac0_TXD0
                                                                         (
hps_eth_txd[0]),
sys_hps_io_hps_io_phery_emac0_TXD1
                                                                         (
hps_eth_txd[1]),
sys_hps_io_hps_io_phery_emac0_TXD2
```

```
(
hps_eth_txd[2]),
sys_hps_io_hps_io_phery_emac0_TXD3
                                                                          (
hps_eth_txd[3]),
sys_hps_io_hps_io_phery_emac0_RX_CTL
                                                                          (
hps_eth_rxctl),
sys_hps_io_hps_io_phery_emac0_TX_CTL
                                                                          (
hps_eth_txctl),
sys\_hps\_io\_hps\_io\_phery\_emac0\_RX\_CLK
hps_eth_rxclk),
sys_hps_io_hps_io_phery_emac0_RXD0
                                                                          (
hps_eth_rxd[0]),
sys_hps_io_hps_io_phery_emac0_RXD1
                                                                          (
hps_eth_rxd[1]),
sys_hps_io_hps_io_phery_emac0_RXD2
                                                                          (
hps_eth_rxd[2]),
sys_hps_io_hps_io_phery_emac0_RXD3
                                                                          (
hps_eth_rxd[3]),
sys_hps_io_hps_io_phery_emac0_MDIO
                                                                          (
hps_eth_mdio),
sys_hps_io_hps_io_phery_emac0_MDC
                                                                          (
hps_eth_mdc),
sys_hps_io_hps_io_phery_sdmmc_CMD
                                                                          (
hps_sdio_cmd),
sys_hps_io_hps_io_phery_sdmmc_D0
                                                                          (
hps_sdio_d[0]),
sys_hps_io_hps_io_phery_sdmmc_D1
                                                                          (
hps_sdio_d[1]),
sys_hps_io_hps_io_phery_sdmmc_D2
hps_sdio_d[2]),
sys_hps_io_hps_io_phery_sdmmc_D3
                                                                          (
hps_sdio_d[3]),
sys_hps_io_hps_io_phery_sdmmc_CCLK
                                                                          (
hps_sdio_clk),
```

```
sys_hps_io_hps_io_phery_usb0_DATA0
                                                                          (
hps_usb_d[0]),
sys_hps_io_hps_io_phery_usb0_DATA1
                                                                          (
hps_usb_d[1]),
sys_hps_io_hps_io_phery_usb0_DATA2
                                                                          (
hps_usb_d[2]),
sys_hps_io_hps_io_phery_usb0_DATA3
                                                                          (
hps_usb_d[3]),
sys_hps_io_hps_io_phery_usb0_DATA4
                                                                          (
hps_usb_d[4]),
sys_hps_io_hps_io_phery_usb0_DATA5
                                                                          (
hps_usb_d[5]),
sys_hps_io_hps_io_phery_usb0_DATA6
                                                                          (
hps_usb_d[6]),
sys_hps_io_hps_io_phery_usb0_DATA7
hps_usb_d[7]),
sys_hps_io_hps_io_phery_usb0_CLK
hps_usb_clk),
sys_hps_io_hps_io_phery_usb0_STP
hps_usb_stp),
sys_hps_io_hps_io_phery_usb0_DIR
                                                                          (
hps_usb_dir),
sys_hps_io_hps_io_phery_usb0_NXT
                                                                          (
hps_usb_nxt),
sys_hps_io_hps_io_phery_uart1_RX
                                                                          (
hps_uart_rx),
sys_hps_io_hps_io_phery_uart1_TX
                                                                          (
hps_uart_tx),
sys\_hps\_io\_hps\_io\_phery\_i2c0\_SDA
                                                                          (
hps_i2c_sda),
sys_hps_io_hps_io_phery_i2c0_SCL
                                                                          (
hps_i2c_scl),
sys_hps_io_hps_io_gpio_gpio1_io1
```

```
(
hps_led),
sys_hps_io_hps_io_gpio_gpio1_io4
                                                                         (
hps_key),
sys_hps_io_hps_io_gpio_gpio1_io15(mpu_int),
sys_hps_io_hps_io_gpio_gpio2_io8
                                                                         (
hps_gpio[0]),
sys_hps_io_hps_io_gpio_gpio2_io9
                                                                         (
hps_gpio[1]),
sys_hps_io_hps_io_gpio_gpio2_io10
                                                                         (
hps_gpio[2]),
sys_hps_io_hps_io_gpio_gpio2_io11
                                                                         (
hps_gpio[3]),
sys_hps_out_rstn_reset_n
                                                                         (
sys_hps_resetn),
sys_hps_fpga_irq1_irq
                                                                        ({
32{1'b0}}),
sys_hps_dma_data_awid(0),
sys_hps_dma_data_awaddr(adc_hp0_axi_awaddr),
sys_hps_dma_data_awlen(adc_hp0_axi_awlen),
sys_hps_dma_data_awsize(adc_hp0_axi_awsize),
sys_hps_dma_data_awburst(adc_hp0_axi_awburst),
sys_hps_dma_data_awlock(0),
sys_hps_dma_data_awcache(adc_hp0_axi_awcache),
sys_hps_dma_data_awprot(adc_hp0_axi_awprot),
sys_hps_dma_data_awvalid(adc_hp0_axi_awvalid),
sys_hps_dma_data_awready(adc_hp0_axi_awready),
sys_hps_dma_data_awuser(0),
sys_hps_dma_data_wid(0),
sys_hps_dma_data_wdata(adc_hp0_axi_wdata),
sys_hps_dma_data_wstrb(adc_hp0_axi_wstrb),
sys_hps_dma_data_wlast(adc_hp0_axi_wlast),
sys_hps_dma_data_wvalid(adc_hp0_axi_wvalid),
sys_hps_dma_data_wready(adc_hp0_axi_wready),
```

```
sys_hps_dma_data_bid(),
sys_hps_dma_data_bresp(adc_hp0_axi_bresp),
sys_hps_dma_data_bvalid(adc_hp0_axi_bvalid),
sys_hps_dma_data_bready(adc_hp0_axi_bready),
sys_hps_dma_data_arid(0),
sys_hps_dma_data_araddr(dac_hp1_axi_araddr),
sys_hps_dma_data_arlen(dac_hp1_axi_arlen),
sys_hps_dma_data_arsize(dac_hp1_axi_arsize),
sys_hps_dma_data_arburst(dac_hp1_axi_arburst),
sys_hps_dma_data_arlock(0),
sys_hps_dma_data_arcache(dac_hp1_axi_arcache),
sys_hps_dma_data_arprot(dac_hp1_axi_arprot),
sys_hps_dma_data_arvalid(dac_hp1_axi_arvalid),
sys_hps_dma_data_arready(dac_hp1_axi_arready),
sys_hps_dma_data_aruser(0),
sys_hps_dma_data_rid(),
sys_hps_dma_data_rdata(dac_hp1_axi_rdata),
sys_hps_dma_data_rresp(dac_hp1_axi_rresp),
sys_hps_dma_data_rlast(dac_hp1_axi_rlast),
sys_hps_dma_data_rvalid(dac_hp1_axi_rvalid),
sys_hps_dma_data_rready(dac_hp1_axi_rready),
sys_hps_ddr_mem_ck(hps_ddr_clk_p),
sys_hps_ddr_mem_ck_n(hps_ddr_clk_n),
sys_hps_ddr_mem_a(hps_ddr_a),
sys_hps_ddr_mem_act_n(hps_ddr_act_n),
sys_hps_ddr_mem_ba(hps_ddr_ba),
sys_hps_ddr_mem_bg(hps_ddr_bg),
sys_hps_ddr_mem_cke(hps_ddr_cke),
sys_hps_ddr_mem_cs_n(hps_ddr_cs_n),
sys_hps_ddr_mem_odt(hps_ddr_odt),
sys_hps_ddr_mem_reset_n(hps_ddr_reset_n),
sys_hps_ddr_mem_par(hps_ddr_par),
sys_hps_ddr_mem_alert_n(hps_ddr_alert_n),
```

```
sys_hps_ddr_mem_dqs(hps_ddr_dqs_p),
sys_hps_ddr_mem_dqs_n(hps_ddr_dqs_n),
sys_hps_ddr_mem_dq(hps_ddr_dq),
sys_hps_ddr_mem_dbi_n(hps_ddr_dbi_n),
sys_hps_ddr_oct_oct_rzqin(hps_ddr_rzq),
sys_hps_ddr_ref_clk_clk(hps_ddr_ref_clk),
sys_hps_ddr_rstn_reset_n(sys_resetn),
sys_spi_MISO(spi_miso),
sys_spi_MOSI(spi_mosi),
sys_spi_SCLK(spi_clk),
sys_spi_SS_n(spi_csn),
sys_i2c_sda_in(fpga_i2c_sda_in),
sys_i2c_scl_in(fpga_i2c_scl_in),
sys_i2c_sda_oe(fpga_i2c_sda_oe),
sys\_i2c\_scl\_oe(fpga\_i2c\_scl\_oe),
fmc_i2c_sda_in(fmc_i2c_sda_in),
fmc_i2c_scl_in(fmc_i2c_scl_in),
fmc_i2c_sda_oe(fmc_i2c_sda_oe),
fmc_i2c_scl_oe(fmc_i2c_scl_oe),
irq_irq({s_dac_dma_irq, s_adc_dma_irq, {2{1'b0}}})
```

Module instance of inst system ps wrapper for the built in CPU.

# system\_pl\_wrapper.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2023/11/02

### **INFORMATION**

#### **Brief**

System wrapper for pl only for zc702 board.

#### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
Θ,
parameter
DEV_PACKAGE
parameter
ADC_INIT_DELAY
23,
parameter
DAC_INIT_DELAY
parameter
DELAY_REFCLK_FREQUENCY
200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_
```

System wrapper for pl only for zc702 board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

Reference clock frequency used for ad data in instances

FPGA\_FAMILY Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED GRADE** Number that corresponds to the ships recommeneded

parameter speed. 10 is for -1.

**DEV PACKAGE** Specify a number that is equal to the manufactures

package. 14 is for cl.

parameter

**DELAY\_REFCLK\_FREQUENCY** 

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

DAC INIT DELAY Initial Delay for the DAC

#### **Ports**

AXI Lite control bus axi\_aclk axi\_aresetn AXI Lite control bus s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus s\_axi\_wready AXI Lite control bus s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus AXI Lite control bus s\_axi\_bready

s\_axi\_arvalid AXI Lite control bus s axi araddr AXI Lite control bus s axi arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus AXI Lite control bus s\_axi\_rvalid s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s axi rdata AXI Lite control bus adc\_dma\_irq fmcomms2-3 ADC ira dac\_dma\_irq fmcomms2-3 DAC irq delay\_clk fmcomms2-3 delay clock rx\_clk\_in\_p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx frame in p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock tx\_frame\_out\_p fmcomms2-3 transmit frame tx frame out n fmcomms2-3 transmit frame tx\_data\_out\_p fmcomms2-3 transmit lvds data tx\_data\_out\_n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable txnrx fmcomms2-3 txnrx select up enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input fmcomms2-3 TDD sync i/o tdd\_sync\_t tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd sync o fmcomms2-3 TDD sync i/o adc\_m\_dest\_axi\_awaddr fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA adc m dest axi awsize fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc m dest axi awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc m dest axi awready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata fmcomms2-3 ADC DMA adc m dest axi wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc m dest axi wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arlen fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast iic\_sda\_fmc i2c for fmc

iic\_scl\_fmc i2c for fmc i2c for fmc i2c for fmc i2c for fmc i2c for fmc

### **INSTANTIANTED MODULES**

## iic\_sda\_iobuf

```
ad_iobuf #(
    .
DATA_WIDTH(1)
) iic_sda_iobuf ( .dio_t (sda_t), .dio_i (sda_o), .dio_o (sda_i), .dio_p (:
```

Tristate i2c sda

# iic scl iobuf

```
ad_iobuf #(

DATA_WIDTH(1)
) iic_scl_iobuf ( .dio_t (scl_t), .dio_i (scl_o), .dio_o (scl_i), .dio_p (:
```

Tristate i2c scl

# inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(
```

```
FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

## inst\_axi\_crossbar\_pl

```
axi_crossbar_pl inst_axi_crossbar_pl (
aclk(axi_aclk),
aresetn(axi_aresetn),
s_axi_awaddr(s_axi_awaddr),
s_axi_awprot(s_axi_awprot),
s_axi_awvalid(s_axi_awvalid),
s_axi_awready(s_axi_awready),
s_axi_wdata(s_axi_wdata),
s_axi_wstrb(s_axi_wstrb),
s_axi_wvalid(s_axi_wvalid),
s_axi_wready(s_axi_wready),
s_axi_bresp(s_axi_bresp),
s_axi_bvalid(s_axi_bvalid),
s_axi_bready(s_axi_bready),
s_axi_araddr(s_axi_araddr),
s_axi_arprot(s_axi_arprot),
s_axi_arvalid(s_axi_arvalid),
s_axi_arready(s_axi_arready),
s_axi_rdata(s_axi_rdata),
s_axi_rresp(s_axi_rresp),
s_axi_rvalid(s_axi_rvalid),
s_axi_rready(s_axi_rready),
```

```
m_axi_awaddr({iic_fmc_axi_awaddr, connect_axi_awaddr}),
m_axi_awprot({iic_fmc_axi_awprot, connect_axi_awprot}),
m_axi_awvalid({iic_fmc_axi_awvalid, connect_axi_awvalid}),
m_axi_awready({iic_fmc_axi_awready, connect_axi_awready}),
m_axi_wdata({iic_fmc_axi_wdata, connect_axi_wdata}),
m_axi_wstrb({iic_fmc_axi_wstrb, connect_axi_wstrb}),
m_axi_wvalid({iic_fmc_axi_wvalid, connect_axi_wvalid}),
m_axi_wready({iic_fmc_axi_wready, connect_axi_wready}),
m_axi_bresp({iic_fmc_axi_bresp, connect_axi_bresp}),
m_axi_bvalid({iic_fmc_axi_bvalid, connect_axi_bvalid}),
m_axi_bready({iic_fmc_axi_bready, connect_axi_bready}),
m_axi_araddr({iic_fmc_axi_araddr, connect_axi_araddr}),
m_axi_arprot({iic_fmc_axi_arprot, connect_axi_arprot}),
m_axi_arvalid({iic_fmc_axi_arvalid, connect_axi_arvalid}),
m_axi_arready({iic_fmc_axi_arready, connect_axi_arready}),
m_axi_rdata({iic_fmc_axi_rdata, connect_axi_rdata}),
m_axi_rresp({iic_fmc_axi_rresp, connect_axi_rresp}),
m_axi_rvalid({iic_fmc_axi_rvalid, connect_axi_rvalid}),
m_axi_rready({iic_fmc_axi_rready, connect_axi_rready})
```

Module instance of axi\_crossbar\_pl for the fmcomms2-3 device.

## inst\_axi\_iic\_fmc

```
axi_iic_fmc inst_axi_iic_fmc (
    s_axi_aclk(axi_aclk),
    s_axi_aresetn(axi_aresetn),
    iic2intc_irpt(iic2intc_irpt),
    s_axi_awaddr(iic_fmc_axi_awaddr[8:0]),
    s_axi_awvalid(iic_fmc_axi_awvalid),
    s_axi_awready(iic_fmc_axi_awready),
    s_axi_wdata(iic_fmc_axi_wdata),
    s_axi_wstrb(iic_fmc_axi_wstrb),
    s_axi_wvalid(iic_fmc_axi_wvalid),
```

```
s_axi_wready(iic_fmc_axi_wready),
s_axi_bresp(iic_fmc_axi_bresp),
s_axi_bvalid(iic_fmc_axi_bvalid),
s_axi_bready(iic_fmc_axi_bready),
s_axi_araddr(iic_fmc_axi_araddr[8:0]),
s_axi_arvalid(iic_fmc_axi_arvalid),
s_axi_arready(iic_fmc_axi_arready),
s_axi_rdata(iic_fmc_axi_rdata),
s_axi_rresp(iic_fmc_axi_rresp),
s_axi_rvalid(iic_fmc_axi_rvalid),
s_axi_rready(iic_fmc_axi_rready),
sda_i(sda_i),
sda_o(sda_o),
sda_t(sda_t),
scl_i(scl_i),
scl_o(scl_o),
scl_t(scl_t),
gpo()
```

Module instance of axi\_iic\_fmc for the fmcomms2-3 device.

# system\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

### **INFORMATION**

### **Brief**

System wrapper for pl and ps for zc702 board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
1,
parameter
FPGA_FAMILY
=
4,
parameter
SPEED_GRADE
```

```
10,
 parameter
 DEV_PACKAGE
14,
 parameter
 DELAY_REFCLK_FREQUENCY
 200,
parameter
ADC_INIT_DELAY
23,
parameter
DAC_INIT_DELAY
) ( inout [14:0] ddr_addr, inout [ 2:0] ddr_ba, inout ddr_cas_n, inout ddr_c
```

System wrapper for pl and ps for zc702 board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

FPGA\_FAMILY Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

SPEED GRADE Number that corresponds to the ships recommeneded

parameter speed. 10 is for -1.

DEV\_PACKAGE Specify a number that is equal to the manufactures

package. 14 is for cl.

**DELAY REFCLK FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

DAC INIT DELAY Initial Delay for the DAC

### **Ports**

ddr_addr	DDR interface
ddr_ba	DDR interface
ddr_cas_n	DDR interface
ddr_ck_n	DDR interface
ddr_ck_p	DDR interface
ddr_cke	DDR interface
ddr_cs_n	DDR interface
ddr_dm	DDR interface
ddr_dq	DDR interface
ddr_dqs_n	DDR interface
ddr_dqs_p	DDR interface
ddr_odt	DDR interface
ddr_ras_n	DDR interface

ddr\_reset\_nDDR interfaceddr\_we\_nDDR interfacefixed\_io\_ddr\_vrnDDR interfacefixed\_io\_ddr\_vrpDDR interface

fixed\_io\_mio ps mio fixed\_io\_ps\_clk ps clk fixed\_io\_ps\_porb ps por fixed\_io\_ps\_srstb ps rst

iic\_scl\_fmcfmcomms2-3 i2ciic\_sda\_fmcfmcomms2-3 i2c

**gpio\_bd** gpio

rx\_clk\_in\_p fmcomms2-3 rx clk rx clk in n fmcomms2-3 rx clk rx\_frame\_in\_p fmcomms2-3 rx frame rx\_frame\_in\_n fmcomms2-3 rx frame rx\_data\_in\_p fmcomms2-3 rx data rx\_data\_in\_n fmcomms2-3 rx data tx\_clk\_out\_p fmcomms2-3 tx clk tx\_clk\_out\_n fmcomms2-3 tx clk tx\_frame\_out\_p fmcomms2-3 tx frame tx frame out n fmcomms2-3 tx frame tx\_data\_out\_p fmcomms2-3 tx data

fmcomms2-3 tx data tx\_data\_out\_n txnrx fmcomms2-3 txnrx enable fmcomms2-3 enable gpio\_muxout\_tx fmcomms2-3 gpio gpio\_muxout\_rx fmcomms2-3 gpio fmcomms2-3 gpio gpio\_resetb fmcomms2-3 gpio gpio\_sync gpio\_en\_agc fmcomms2-3 gpio gpio\_ctl fmcomms2-3 gpio gpio\_status fmcomms2-3 gpio spi\_csn spi chip select

**spi\_clk** spi clk

spi\_mosispi master outspi\_misospi master in

### **INSTANTIANTED MODULES**

## inst\_system\_pl\_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

## inst\_system\_ps\_wrapper

```
system_ps_wrapper inst_system_ps_wrapper (
GPIO_I(gpio_i),
GPIO_O(gpio_o),
GPIO_T(gpio_t),
SPI0_SCLK_I(1'b0),
SPI0_SCLK_0(spi_clk),
SPI0_MOSI_I(1'b0),
SPI0_MOSI_O(spi_mosi),
SPI0_MISO_I(spi_miso),
SPI0_SS_I(1'b1),
SPI0_SS_0(spi_csn),
SPI1_SCLK_I(1'b0),
SPI1_SCLK_0(spi_udc_sclk),
SPI1_MOSI_I(spi_udc_data),
SPI1_MOSI_0(spi_udc_data),
SPI1_MISO_I(1'b0),
SPI1_SS_I(1'b1),
SPI1_SS_0(spi_udc_csn_tx),
```

```
SPI1_SS1_0(spi_udc_csn_rx),
SPI1_SS2_0(),
M_AXI_araddr(w_axi_araddr),
M_AXI_arprot(w_axi_arprot),
M_AXI_arready(w_axi_arready),
M_AXI_arvalid(w_axi_arvalid),
M_AXI_awaddr(w_axi_awaddr),
M_AXI_awprot(w_axi_awprot),
M_AXI_awready(w_axi_awready),
M_AXI_awvalid(w_axi_awvalid),
M_AXI_bready(w_axi_bready),
M_AXI_bresp(w_axi_bresp),
M_AXI_bvalid(w_axi_bvalid),
M_AXI_rdata(w_axi_rdata),
M_AXI_rready(w_axi_rready),
M_AXI_rresp(w_axi_rresp),
M_AXI_rvalid(w_axi_rvalid),
M_AXI_wdata(w_axi_wdata),
M_AXI_wready(w_axi_wready),
M_AXI_wstrb(w_axi_wstrb),
M_AXI_wvalid(w_axi_wvalid),
S_AXI_HP0_arready(),
S_AXI_HP0_awready(adc_hp0_axi_awready),
S_AXI_HP0_bvalid(adc_hp0_axi_bvalid),
S_AXI_HP0_rlast(),
S_AXI_HP0_rvalid(),
S_AXI_HP0_wready(adc_hp0_axi_wready),
S_AXI_HP0_bresp(adc_hp0_axi_bresp),
S_AXI_HP0_rresp(),
S_AXI_HPO_bid(),
S_AXI_HP0_rid(),
S_AXI_HP0_rdata(),
S_AXI_HP0_ACLK(s_axi_clk),
```

```
S_AXI_HP0_arvalid(1'b0),
S_AXI_HP0_awvalid(adc_hp0_axi_awvalid),
S_AXI_HP0_bready(adc_hp0_axi_bready),
S_AXI_HP0_rready(1'b0),
S_AXI_HP0_wlast(adc_hp0_axi_wlast),
S_AXI_HP0_wvalid(adc_hp0_axi_wvalid),
S_AXI_HP0_arburst(2'b01),
S_AXI_HP0_arlock(0),
S_AXI_HP0_arsize(3'b011),
S_AXI_HP0_awburst(adc_hp0_axi_awburst),
S_AXI_HP0_awlock(0),
S_AXI_HP0_awsize(adc_hp0_axi_awsize),
S_AXI_HP0_arprot(0),
S_AXI_HP0_awprot(adc_hp0_axi_awprot),
S_AXI_HP0_araddr(0),
S_AXI_HP0_awaddr(adc_hp0_axi_awaddr),
S_AXI_HP0_arcache(4'b0011),
S_AXI_HP0_arlen(0),
S_AXI_HP0_arqos(0),
S_AXI_HP0_awcache(adc_hp0_axi_awcache),
S_AXI_HP0_awlen(adc_hp0_axi_awlen),
S_AXI_HP0_awqos(0),
S_AXI_HP0_arid(0),
S_AXI_HP0_awid(0),
S_AXI_HP0_wid(0),
S_AXI_HP0_wdata(adc_hp0_axi_wdata),
S_AXI_HP0_wstrb(adc_hp0_axi_wstrb),
S_AXI_HP1_arready(dac_hp1_axi_arready),
S_AXI_HP1_awready(),
S_AXI_HP1_bvalid(),
S_AXI_HP1_rlast(dac_hp1_axi_rlast),
S_AXI_HP1_rvalid(dac_hp1_axi_rvalid),
S_AXI_HP1_wready(),
```

```
S_AXI_HP1_bresp(),
S_AXI_HP1_rresp(dac_hp1_axi_rresp),
S_AXI_HP1_bid(),
S_AXI_HP1_rid(),
S_AXI_HP1_rdata(dac_hp1_axi_rdata),
S_AXI_HP1_ACLK(s_axi_clk),
S_AXI_HP1_arvalid(dac_hp1_axi_arvalid),
S_AXI_HP1_awvalid(1'b0),
S_AXI_HP1_bready(1'b0),
S_AXI_HP1_rready(dac_hp1_axi_rready),
S_AXI_HP1_wlast(1'b0),
S_AXI_HP1_wvalid(1'b0),
S_AXI_HP1_arburst(dac_hp1_axi_arburst),
S_AXI_HP1_arlock(0),
S_AXI_HP1_arsize(dac_hp1_axi_arsize),
S_AXI_HP1_awburst(2'b01),
S_AXI_HP1_awlock(0),
S_AXI_HP1_awsize(3'b011),
S_AXI_HP1_arprot(dac_hp1_axi_arprot),
S_AXI_HP1_awprot(0),
S_AXI_HP1_araddr(dac_hp1_axi_araddr),
S_AXI_HP1_awaddr(0),
S_AXI_HP1_arcache(dac_hp1_axi_arcache),
S_AXI_HP1_arlen(dac_hp1_axi_arlen),
S_AXI_HP1_arqos(0),
S_AXI_HP1_awcache(4'b0011),
S_AXI_HP1_awlen(0),
S_AXI_HP1_awqos(0),
S_AXI_HP1_arid(0),
S_AXI_HP1_awid(0),
S_AXI_HP1_wid(0),
S_AXI_HP1_wdata(0),
S_AXI_HP1_wstrb(~0),
```

```
IRQ\_F2P(\{\{2\{1'b0\}\}, s\_adc\_dma\_irq, s\_dac\_dma\_irq, s\_iic2intc\_irpt, \{11\{1'b0\}\}, s\_adc\_dma\_irq, s\_adc\_dma\_irq,
FCLK_CLK0(s_axi_clk),
FCLK_CLK1(s_delay_clk),
FIXED_IO_mio(fixed_io_mio),
DDR_cas_n(ddr_cas_n),
DDR_cke(ddr_cke),
DDR_ck_n(ddr_ck_n),
DDR_ck_p(ddr_ck_p),
DDR_cs_n(ddr_cs_n),
DDR_reset_n(ddr_reset_n),
DDR_odt(ddr_odt),
DDR_ras_n(ddr_ras_n),
DDR_we_n(ddr_we_n),
DDR_ba(ddr_ba),
DDR_addr(ddr_addr),
FIXED_IO_ddr_vrn(fixed_io_ddr_vrn),
FIXED_IO_ddr_vrp(fixed_io_ddr_vrp),
DDR_dm(ddr_dm),
DDR_dq(ddr_dq),
DDR_dqs_n(ddr_dqs_n),
DDR_dqs_p(ddr_dqs_p),
FIXED_IO_ps_srstb(fixed_io_ps_srstb),
FIXED_IO_ps_clk(fixed_io_ps_clk),
FIXED_IO_ps_porb(fixed_io_ps_porb),
peripheral_aresetn(s_axi_aresetn)
```

 ${\bf Module\ instance\ of\ inst\_system\_ps\_wrapper\ for\ the\ built\ in\ CPU}.$ 

# system\_pl\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

### **INFORMATION**

### **Brief**

System wrapper for pl only for zc706 board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

b,
parameter
ADC_INIT_DELAY

a

23,
parameter
DAC_INIT_DELAY

b,
parameter
DELAY_REFCLK_FREQUENCY

a

200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awvalid, input
```

System wrapper for pl only for zc706 board.

#### **Parameters**

**FPGA TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

parameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

arameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

arameter

#### **Ports**

AXI Lite control bus axi\_aclk axi\_aresetn AXI Lite control bus s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus s\_axi\_wready AXI Lite control bus s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus AXI Lite control bus s\_axi\_bready

s\_axi\_arvalid AXI Lite control bus s axi araddr AXI Lite control bus s axi arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus AXI Lite control bus s\_axi\_rvalid s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s axi rdata AXI Lite control bus adc\_dma\_irq fmcomms2-3 ADC ira dac\_dma\_irq fmcomms2-3 DAC irq delay\_clk fmcomms2-3 delay clock rx\_clk\_in\_p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx frame in p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock tx\_frame\_out\_p fmcomms2-3 transmit frame tx frame out n fmcomms2-3 transmit frame tx\_data\_out\_p fmcomms2-3 transmit lvds data tx\_data\_out\_n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable txnrx fmcomms2-3 txnrx select up enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input fmcomms2-3 TDD sync i/o tdd\_sync\_t tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd sync o fmcomms2-3 TDD sync i/o adc\_m\_dest\_axi\_awaddr fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA adc m dest axi awsize fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc m dest axi awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc m dest axi awready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata fmcomms2-3 ADC DMA adc m dest axi wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc m dest axi wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arlen fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast iic\_sda\_fmc i2c for fmc

iic\_sda\_fmci2c for fmciic\_scl\_fmci2c for fmciic2intc\_irpti2c for fmc

## **INSTANTIANTED MODULES**

## iic\_sda\_iobuf

```
ad_iobuf #(

DATA_WIDTH(1)
) iic_sda_iobuf ( .dio_t (sda_t), .dio_i (sda_o), .dio_o (sda_i), .dio_p (:
```

Tristate i2c sda

## iic\_scl\_iobuf

```
ad_iobuf #(

DATA_WIDTH(1)
) iic_scl_iobuf ( .dio_t (scl_t), .dio_i (scl_o), .dio_o (scl_i), .dio_p (:
```

Tristate i2c scl

# inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(
```

```
FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

## inst\_axi\_crossbar\_pl

```
axi_crossbar_pl inst_axi_crossbar_pl (
aclk(axi_aclk),
aresetn(axi_aresetn),
s_axi_awaddr(s_axi_awaddr),
s_axi_awprot(s_axi_awprot),
s_axi_awvalid(s_axi_awvalid),
s_axi_awready(s_axi_awready),
s_axi_wdata(s_axi_wdata),
s_axi_wstrb(s_axi_wstrb),
s_axi_wvalid(s_axi_wvalid),
s_axi_wready(s_axi_wready),
s_axi_bresp(s_axi_bresp),
s_axi_bvalid(s_axi_bvalid),
s_axi_bready(s_axi_bready),
s_axi_araddr(s_axi_araddr),
s_axi_arprot(s_axi_arprot),
s_axi_arvalid(s_axi_arvalid),
s_axi_arready(s_axi_arready),
s_axi_rdata(s_axi_rdata),
s_axi_rresp(s_axi_rresp),
s_axi_rvalid(s_axi_rvalid),
s_axi_rready(s_axi_rready),
```

```
m_axi_awaddr({iic_fmc_axi_awaddr, connect_axi_awaddr}),
m_axi_awprot({iic_fmc_axi_awprot, connect_axi_awprot}),
m_axi_awvalid({iic_fmc_axi_awvalid, connect_axi_awvalid}),
m_axi_awready({iic_fmc_axi_awready, connect_axi_awready}),
m_axi_wdata({iic_fmc_axi_wdata, connect_axi_wdata}),
m_axi_wstrb({iic_fmc_axi_wstrb, connect_axi_wstrb}),
m_axi_wvalid({iic_fmc_axi_wvalid, connect_axi_wvalid}),
m_axi_wready({iic_fmc_axi_wready, connect_axi_wready}),
m_axi_bresp({iic_fmc_axi_bresp, connect_axi_bresp}),
m_axi_bvalid({iic_fmc_axi_bvalid, connect_axi_bvalid}),
m_axi_bready({iic_fmc_axi_bready, connect_axi_bready}),
m_axi_araddr({iic_fmc_axi_araddr, connect_axi_araddr}),
m_axi_arprot({iic_fmc_axi_arprot, connect_axi_arprot}),
m_axi_arvalid({iic_fmc_axi_arvalid, connect_axi_arvalid}),
m_axi_arready({iic_fmc_axi_arready, connect_axi_arready}),
m_axi_rdata({iic_fmc_axi_rdata, connect_axi_rdata}),
m_axi_rresp({iic_fmc_axi_rresp, connect_axi_rresp}),
m_axi_rvalid({iic_fmc_axi_rvalid, connect_axi_rvalid}),
m_axi_rready({iic_fmc_axi_rready, connect_axi_rready})
```

Module instance of axi\_crossbar\_pl for the fmcomms2-3 device.

## inst\_axi\_iic\_fmc

```
axi_iic_fmc inst_axi_iic_fmc (
    s_axi_aclk(axi_aclk),
    s_axi_aresetn(axi_aresetn),
    iic2intc_irpt(iic2intc_irpt),
    s_axi_awaddr(iic_fmc_axi_awaddr[8:0]),
    s_axi_awvalid(iic_fmc_axi_awvalid),
    s_axi_awready(iic_fmc_axi_awready),
    s_axi_awdata(iic_fmc_axi_wdata),
    s_axi_wstrb(iic_fmc_axi_wstrb),
    s_axi_wvalid(iic_fmc_axi_wvalid),
```

```
s_axi_wready(iic_fmc_axi_wready),
s_axi_bresp(iic_fmc_axi_bresp),
s_axi_bvalid(iic_fmc_axi_bvalid),
s_axi_bready(iic_fmc_axi_bready),
s_axi_araddr(iic_fmc_axi_araddr[8:0]),
s_axi_arvalid(iic_fmc_axi_arvalid),
s_axi_arready(iic_fmc_axi_arready),
s_axi_rdata(iic_fmc_axi_rdata),
s_axi_rresp(iic_fmc_axi_rresp),
s_axi_rvalid(iic_fmc_axi_rvalid),
s_axi_rready(iic_fmc_axi_rready),
sda_i(sda_i),
sda_o(sda_o),
sda_t(sda_t),
scl_i(scl_i),
scl_o(scl_o),
scl_t(scl_t),
gpo()
```

Module instance of axi\_iic\_fmc for the fmcomms2-3 device.

# system\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

### **INFORMATION**

### **Brief**

System wrapper for pl and ps for zc706 board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
1,
parameter
FPGA_FAMILY
=
4,
parameter
SPEED_GRADE
```

```
= 20,
parameter
DEV_PACKAGE
= 3,
parameter
DELAY_REFCLK_FREQUENCY
= 200,
parameter
ADC_INIT_DELAY
= 20,
parameter
DAC_INIT_DELAY
= 0
) ( inout [14:0] ddr_addr, inout [ 2:0] ddr_ba, inout ddr_cas_n, inout ddr_c
```

System wrapper for pl and ps for zc706 board.

#### **Parameters**

**FPGA TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

parameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

rameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

iarameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

arameter

### **Ports**

ddr_addr	DDR interface
ddr_ba	DDR interface
ddr_cas_n	DDR interface
ddr_ck_n	DDR interface
ddr_ck_p	DDR interface
ddr_cke	DDR interface
ddr_cs_n	DDR interface
ddr_dm	DDR interface
ddr_dq	DDR interface
ddr_dqs_n	DDR interface
ddr_dqs_p	DDR interface
ddr_odt	DDR interface
ddr_ras_n	DDR interface

ddr\_reset\_nDDR interfaceddr\_we\_nDDR interfacefixed\_io\_ddr\_vrnDDR interfacefixed\_io\_ddr\_vrpDDR interface

fixed\_io\_mio ps mio fixed\_io\_ps\_clk ps clk fixed\_io\_ps\_porb ps por fixed\_io\_ps\_srstb ps rst

iic\_scl\_fmc fmcomms2-3 i2c
iic\_sda\_fmc fmcomms2-3 i2c

gpio\_bd gpio

fmcomms2-3 rx clk rx\_clk\_in\_p rx clk in n fmcomms2-3 rx clk rx\_frame\_in\_p fmcomms2-3 rx frame rx\_frame\_in\_n fmcomms2-3 rx frame rx\_data\_in\_p fmcomms2-3 rx data rx\_data\_in\_n fmcomms2-3 rx data tx\_clk\_out\_p fmcomms2-3 tx clk tx\_clk\_out\_n fmcomms2-3 tx clk tx\_frame\_out\_p fmcomms2-3 tx frame tx frame out n fmcomms2-3 tx frame tx\_data\_out\_p fmcomms2-3 tx data

fmcomms2-3 tx data tx\_data\_out\_n txnrx fmcomms2-3 txnrx enable fmcomms2-3 enable gpio\_muxout\_tx fmcomms2-3 gpio gpio\_muxout\_rx fmcomms2-3 gpio fmcomms2-3 gpio gpio\_resetb fmcomms2-3 gpio gpio\_sync gpio\_en\_agc fmcomms2-3 gpio gpio\_ctl fmcomms2-3 gpio gpio\_status fmcomms2-3 gpio spi\_csn spi chip select

**spi\_clk** spi clk

spi\_mosispi master outspi\_misospi master in

### **INSTANTIANTED MODULES**

## inst\_system\_pl\_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

## inst\_system\_ps\_wrapper

```
system_ps_wrapper inst_system_ps_wrapper (
GPIO_I(gpio_i),
GPIO_O(gpio_o),
GPIO_T(gpio_t),
SPI0_SCLK_I(1'b0),
SPI0_SCLK_0(spi_clk),
SPI0_MOSI_I(1'b0),
SPI0_MOSI_O(spi_mosi),
SPI0_MISO_I(spi_miso),
SPI0_SS_I(1'b1),
SPI0_SS_0(spi_csn),
SPI1_SCLK_I(1'b0),
SPI1_SCLK_0(spi_udc_sclk),
SPI1_MOSI_I(spi_udc_data),
SPI1_MOSI_0(spi_udc_data),
SPI1_MISO_I(1'b0),
SPI1_SS_I(1'b1),
SPI1_SS_0(spi_udc_csn_tx),
```

```
SPI1_SS1_0(spi_udc_csn_rx),
SPI1_SS2_0(),
M_AXI_araddr(w_axi_araddr),
M_AXI_arprot(w_axi_arprot),
M_AXI_arready(w_axi_arready),
M_AXI_arvalid(w_axi_arvalid),
M_AXI_awaddr(w_axi_awaddr),
M_AXI_awprot(w_axi_awprot),
M_AXI_awready(w_axi_awready),
M_AXI_awvalid(w_axi_awvalid),
M_AXI_bready(w_axi_bready),
M_AXI_bresp(w_axi_bresp),
M_AXI_bvalid(w_axi_bvalid),
M_AXI_rdata(w_axi_rdata),
M_AXI_rready(w_axi_rready),
M_AXI_rresp(w_axi_rresp),
M_AXI_rvalid(w_axi_rvalid),
M_AXI_wdata(w_axi_wdata),
M_AXI_wready(w_axi_wready),
M_AXI_wstrb(w_axi_wstrb),
M_AXI_wvalid(w_axi_wvalid),
S_AXI_HP0_arready(),
S_AXI_HP0_awready(adc_hp0_axi_awready),
S_AXI_HP0_bvalid(adc_hp0_axi_bvalid),
S_AXI_HP0_rlast(),
S_AXI_HPO_rvalid(),
S_AXI_HP0_wready(adc_hp0_axi_wready),
S_AXI_HP0_bresp(adc_hp0_axi_bresp),
S_AXI_HP0_rresp(),
S_AXI_HP0_bid(),
S_AXI_HP0_rid(),
S_AXI_HP0_rdata(),
S_AXI_HP0_ACLK(s_axi_clk),
```

```
S_AXI_HP0_arvalid(1'b0),
S_AXI_HP0_awvalid(adc_hp0_axi_awvalid),
S_AXI_HP0_bready(adc_hp0_axi_bready),
S_AXI_HP0_rready(1'b0),
S_AXI_HP0_wlast(adc_hp0_axi_wlast),
S_AXI_HP0_wvalid(adc_hp0_axi_wvalid),
S_AXI_HP0_arburst(2'b01),
S_AXI_HP0_arlock(0),
S_AXI_HP0_arsize(3'b011),
S_AXI_HP0_awburst(adc_hp0_axi_awburst),
S_AXI_HP0_awlock(0),
S_AXI_HP0_awsize(adc_hp0_axi_awsize),
S_AXI_HP0_arprot(0),
S_AXI_HP0_awprot(adc_hp0_axi_awprot),
S_AXI_HP0_araddr(0),
S_AXI_HP0_awaddr(adc_hp0_axi_awaddr),
S_AXI_HP0_arcache(4'b0011),
S_AXI_HP0_arlen(0),
S_AXI_HP0_arqos(0),
S_AXI_HP0_awcache(adc_hp0_axi_awcache),
S_AXI_HP0_awlen(adc_hp0_axi_awlen),
S_AXI_HP0_awqos(0),
S_AXI_HP0_arid(0),
S_AXI_HP0_awid(0),
S_AXI_HP0_wid(0),
S_AXI_HP0_wdata(adc_hp0_axi_wdata),
S_AXI_HP0_wstrb(adc_hp0_axi_wstrb),
S_AXI_HP1_arready(dac_hp1_axi_arready),
S_AXI_HP1_awready(),
S_AXI_HP1_bvalid(),
S_AXI_HP1_rlast(dac_hp1_axi_rlast),
S_AXI_HP1_rvalid(dac_hp1_axi_rvalid),
S_AXI_HP1_wready(),
```

```
S_AXI_HP1_bresp(),
S_AXI_HP1_rresp(dac_hp1_axi_rresp),
S_AXI_HP1_bid(),
S_AXI_HP1_rid(),
S_AXI_HP1_rdata(dac_hp1_axi_rdata),
S_AXI_HP1_ACLK(s_axi_clk),
S_AXI_HP1_arvalid(dac_hp1_axi_arvalid),
S_AXI_HP1_awvalid(1'b0),
S_AXI_HP1_bready(1'b0),
S_AXI_HP1_rready(dac_hp1_axi_rready),
S_AXI_HP1_wlast(1'b0),
S_AXI_HP1_wvalid(1'b0),
S_AXI_HP1_arburst(dac_hp1_axi_arburst),
S_AXI_HP1_arlock(0),
S_AXI_HP1_arsize(dac_hp1_axi_arsize),
S_AXI_HP1_awburst(2'b01),
S_AXI_HP1_awlock(0),
S_AXI_HP1_awsize(3'b011),
S_AXI_HP1_arprot(dac_hp1_axi_arprot),
S_AXI_HP1_awprot(0),
S_AXI_HP1_araddr(dac_hp1_axi_araddr),
S_AXI_HP1_awaddr(0),
S_AXI_HP1_arcache(dac_hp1_axi_arcache),
S_AXI_HP1_arlen(dac_hp1_axi_arlen),
S_AXI_HP1_arqos(0),
S_AXI_HP1_awcache(4'b0011),
S_AXI_HP1_awlen(0),
S_AXI_HP1_awqos(0),
S_AXI_HP1_arid(0),
S_AXI_HP1_awid(0),
S_AXI_HP1_wid(0),
S_AXI_HP1_wdata(0),
S_AXI_HP1_wstrb(~0),
```

```
IRQ\_F2P(\{\{2\{1'b0\}\}, s\_adc\_dma\_irq, s\_dac\_dma\_irq, s\_iic2intc\_irpt, \{11\{1'b0\}\}, s\_adc\_dma\_irq, s\_adc\_dma\_irq,
FCLK_CLK0(s_axi_clk),
FCLK_CLK1(s_delay_clk),
FIXED_IO_mio(fixed_io_mio),
DDR_cas_n(ddr_cas_n),
DDR_cke(ddr_cke),
DDR_ck_n(ddr_ck_n),
DDR_ck_p(ddr_ck_p),
DDR_cs_n(ddr_cs_n),
DDR_reset_n(ddr_reset_n),
DDR_odt(ddr_odt),
DDR_ras_n(ddr_ras_n),
DDR_we_n(ddr_we_n),
DDR_ba(ddr_ba),
DDR_addr(ddr_addr),
FIXED_IO_ddr_vrn(fixed_io_ddr_vrn),
FIXED_IO_ddr_vrp(fixed_io_ddr_vrp),
DDR_dm(ddr_dm),
DDR_dq(ddr_dq),
DDR_dqs_n(ddr_dqs_n),
DDR_dqs_p(ddr_dqs_p),
FIXED_IO_ps_srstb(fixed_io_ps_srstb),
FIXED_IO_ps_clk(fixed_io_ps_clk),
FIXED_IO_ps_porb(fixed_io_ps_porb),
peripheral_aresetn(s_axi_aresetn)
```

 ${\bf Module\ instance\ of\ inst\_system\_ps\_wrapper\ for\ the\ built\ in\ CPU}.$ 

# system pl wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

### **INFORMATION**

### **Brief**

System wrapper for pl only for zcu102 board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

n,
parameter
ADC_INIT_DELAY

a

23,
parameter
DAC_INIT_DELAY

a

n,
parameter
DAC_INIT_DELAY

a

n,
parameter
DELAY_REFCLK_FREQUENCY

a

200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awvalid,
```

System wrapper for pl only for zcu102 board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 3 is for

rameter ultrascale+.

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

#### **Ports**

AXI Lite control bus axi\_aclk AXI Lite control bus axi\_aresetn s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus AXI Lite control bus s\_axi\_wready s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus s\_axi\_bready AXI Lite control bus

s axi arvalid AXI Lite control bus s\_axi\_araddr AXI Lite control bus s\_axi\_arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus s axi rvalid AXI Lite control bus s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s\_axi\_rdata AXI Lite control bus adc dma irq fmcomms2-3 ADC irq dac\_dma\_irq fmcomms2-3 DAC irq delay clk fmcomms2-3 delay clock rx clk in p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx data in n fmcomms2-3 receive lvds data tx clk out p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx\_frame\_out\_p fmcomms2-3 transmit frame tx\_frame\_out\_n tx\_data\_out\_p fmcomms2-3 transmit Ivds data tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable fmcomms2-3 txnrx select txnrx up\_enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input tdd\_sync\_t fmcomms2-3 TDD sync i/o tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd\_sync\_o fmcomms2-3 TDD sync i/o fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awaddr adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awsize adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arlen fmcomms2-3 DAC DMA dac m src axi arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac m src axi rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast fmcomms2-3 DAC DMA

### **INSTANTIANTED MODULES**

## inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),

DMA_AXI_PROTOCOL_TO_PS(0),

AXI_DMAC_ADC_ADDR(32'h9C420000),

AXI_DMAC_DAC_ADDR(32'h99020000)

) inst_ad9361_ADDR(32'h99020000)

) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

# system\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

### **INFORMATION**

### **Brief**

System wrapper for pl and ps for zcu102 board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
3,
parameter
FPGA_FAMILY
=
4,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

parameter
DELAY_REFCLK_FREQUENCY

= 500,
parameter
ADC_INIT_DELAY

= 11,
parameter
DAC_INIT_DELAY

= 0
) ( input [12:0] gpio_bd_i, output [ 7:0] gpio_bd_o, input rx_clk_in_p, input
```

System wrapper for pl and ps for zcu102 board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 3 is for

rameter ultrascale+.

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

#### **Ports**

gpio\_bd\_i gpio
gpio\_bd\_o gpio

rx\_clk\_in\_pfmcomms2-3 rx clkrx\_clk\_in\_nfmcomms2-3 rx clkrx\_frame\_in\_pfmcomms2-3 rx framerx\_frame\_in\_nfmcomms2-3 rx framerx\_data\_in\_pfmcomms2-3 rx datarx\_data\_in\_nfmcomms2-3 rx datatx\_clk\_out\_pfmcomms2-3 tx clk

tx\_clk\_out\_n fmcomms2-3 tx clk
tx\_frame\_out\_p fmcomms2-3 tx frame
tx\_frame\_out\_n fmcomms2-3 tx frame

```
tx_data_out_p
                  fmcomms2-3 tx data
tx data out n
                  fmcomms2-3 tx data
txnrx
                  fmcomms2-3 txnrx
enable
                  fmcomms2-3 enable
                  fmcomms2-3 gpio
gpio_resetb
gpio_sync
                  fmcomms2-3 gpio
gpio_en_agc
                  fmcomms2-3 gpio
gpio_ctl
                  fmcomms2-3 gpio
gpio_status
                  fmcomms2-3 gpio
spi_csn
                  spi chip select
spi_clk
                  spi clk
spi_mosi
                  spi master out
spi_miso
                  spi master in
```

## **INSTANTIANTED MODULES**

## inst\_system\_pl\_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

## inst\_system\_ps\_wrapper

```
M_AXI_awprot(w_axi_awprot),
M_AXI_awready(w_axi_awready),
M_AXI_awvalid(w_axi_awvalid),
M_AXI_bready(w_axi_bready),
M_AXI_bresp(w_axi_bresp),
M_AXI_bvalid(w_axi_bvalid),
M_AXI_rdata(w_axi_rdata),
M_AXI_rready(w_axi_rready),
M_AXI_rresp(w_axi_rresp),
M_AXI_rvalid(w_axi_rvalid),
M_AXI_wdata(w_axi_wdata),
M_AXI_wready(w_axi_wready),
M_AXI_wstrb(w_axi_wstrb),
M_AXI_wvalid(w_axi_wvalid),
S_AXI_HP0_arready(),
S_AXI_HP0_awready(adc_hp0_axi_awready),
S_AXI_HP0_bvalid(adc_hp0_axi_bvalid),
S_AXI_HP0_rlast(),
S_AXI_HP0_rvalid(),
S_AXI_HP0_wready(adc_hp0_axi_wready),
S_AXI_HP0_bresp(adc_hp0_axi_bresp),
S_AXI_HP0_rresp(),
S_AXI_HPO_bid(),
S_AXI_HPO_rid(),
S_AXI_HP0_rdata(),
S_AXI_HP0_ACLK(s_axi_clk),
S_AXI_HP0_arvalid(1'b0),
S_AXI_HP0_awvalid(adc_hp0_axi_awvalid),
S_AXI_HP0_bready(adc_hp0_axi_bready),
S_AXI_HP0_rready(1'b0),
S_AXI_HP0_wlast(adc_hp0_axi_wlast),
S_AXI_HP0_wvalid(adc_hp0_axi_wvalid),
S_AXI_HP0_arburst(2'b01),
```

```
S_AXI_HP0_arlock(0),
S_AXI_HP0_arsize(3'b011),
S_AXI_HP0_awburst(adc_hp0_axi_awburst),
S_AXI_HP0_awlock(0),
S_AXI_HP0_awsize(adc_hp0_axi_awsize),
S_AXI_HP0_arprot(0),
S_AXI_HP0_awprot(adc_hp0_axi_awprot),
S_AXI_HP0_araddr(0),
S_AXI_HP0_awaddr(adc_hp0_axi_awaddr),
S_AXI_HP0_arcache(4'b0011),
S_AXI_HP0_arlen(0),
S_AXI_HP0_arqos(0),
S_AXI_HP0_awcache(adc_hp0_axi_awcache),
S_AXI_HP0_awlen(adc_hp0_axi_awlen),
S_AXI_HP0_awqos(0),
S_AXI_HP0_arid(0),
S_AXI_HP0_awid(0),
S_AXI_HP0_wdata(adc_hp0_axi_wdata),
S_AXI_HP0_wstrb(adc_hp0_axi_wstrb),
S_AXI_HP0_aruser(1'b0),
S_AXI_HP0_awuser(1'b0),
S_AXI_HP1_arready(dac_hp1_axi_arready),
S_AXI_HP1_awready(),
S_AXI_HP1_bvalid(),
S_AXI_HP1_rlast(dac_hp1_axi_rlast),
S_AXI_HP1_rvalid(dac_hp1_axi_rvalid),
S_AXI_HP1_wready(),
S_AXI_HP1_bresp(),
S_AXI_HP1_rresp(dac_hp1_axi_rresp),
S_AXI_HP1_bid(),
S_AXI_HP1_rid(),
S_AXI_HP1_rdata(dac_hp1_axi_rdata),
S_AXI_HP1_ACLK(s_axi_clk),
```

```
S_AXI_HP1_arvalid(dac_hp1_axi_arvalid),
S_AXI_HP1_awvalid(1'b0),
S_AXI_HP1_bready(1'b0),
S_AXI_HP1_rready(dac_hp1_axi_rready),
S_AXI_HP1_wlast(1'b0),
S_AXI_HP1_wvalid(1'b0),
S_AXI_HP1_arburst(dac_hp1_axi_arburst),
S_AXI_HP1_arlock(0),
S_AXI_HP1_arsize(dac_hp1_axi_arsize),
S_AXI_HP1_awburst(2'b01),
S_AXI_HP1_awlock(0),
S_AXI_HP1_awsize(3'b011),
S_AXI_HP1_arprot(dac_hp1_axi_arprot),
S_AXI_HP1_awprot(0),
S_AXI_HP1_araddr(dac_hp1_axi_araddr),
S_AXI_HP1_awaddr(0),
S_AXI_HP1_arcache(dac_hp1_axi_arcache),
S_AXI_HP1_arlen(dac_hp1_axi_arlen),
S_AXI_HP1_arqos(0),
S_AXI_HP1_awcache(4'b0011),
S_AXI_HP1_awlen(0),
S_AXI_HP1_awqos(0),
S_AXI_HP1_arid(0),
S_AXI_HP1_awid(0),
S_AXI_HP1_wdata(0),
S_AXI_HP1_wstrb(~0),
S_AXI_HP1_aruser(1'b0),
S_AXI_HP1_awuser(1'b0),
gpio_i(gpio_i),
gpio_o(gpio_o),
gpio_t(),
peripheral_aresetn(s_axi_aresetn),
pl_clk0(s_axi_clk),
```

```
pl_clk1(),
pl_clk2(s_delay_clk),
\label{eq:pl_ps_irq1} $$ pl_ps_irq1(\{\{2\{1'b0\}\}, s_adc_dma_irq, s_dac_dma_irq, \{4\{1'b0\}\}\}), $$
spi0_m_i(spi_miso),
spi0_m_o(spi_mosi),
spi0_mo_t(),
spi0_s_i(1'b0),
spi0_s_o(),
spi0_sclk_i(1'b0),
spi0_sclk_o(spi_clk),
spi0_sclk_t(),
spi0_so_t(),
spi0_ss1_o_n(),
spi0_ss2_o_n(),
spi0_ss_i_n(1'b1),
spi0_ss_n_t(),
spi0_ss_o_n(spi_csn),
spi1_m_i(1'b0),
spi1_m_o(),
spi1_mo_t(),
spi1_s_i(1'b0),
spi1_s_o(),
spi1_sclk_i(1'b0),
spi1_sclk_o(),
spi1_sclk_t(),
spi1_so_t(),
spi1_ss1_o_n(),
spi1_ss2_o_n(),
spi1_ss_i_n(1'b1),
spi1_ss_n_t(),
spi1_ss_o_n()
```

Module instance of inst\_system\_ps\_wrapper for the built in CPU.

# system\_pl\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

## **INFORMATION**

### **Brief**

System wrapper for pl only for zed board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY

=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

n,
parameter
ADC_INIT_DELAY

a

23,
parameter
DAC_INIT_DELAY

a

n,
parameter
DAC_INIT_DELAY

a

n,
parameter
DELAY_REFCLK_FREQUENCY

a

200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awvalid,
```

System wrapper for pl only for zed board.

#### **Parameters**

**FPGA TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

Initial Delay for the ADC

parameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

arameter package. 3 is for ff.

DELAY\_REFCLK\_FREQUENCY

parameter

**ENCY** Reference clock frequency used for ad\_data\_in instances

ADC\_INIT\_DELAY parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

oarameter

#### **Ports**

AXI Lite control bus axi\_aclk axi\_aresetn AXI Lite control bus s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus s\_axi\_wready AXI Lite control bus s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus AXI Lite control bus s\_axi\_bready

s\_axi\_arvalid AXI Lite control bus s axi araddr AXI Lite control bus s axi arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus AXI Lite control bus s\_axi\_rvalid s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s axi rdata AXI Lite control bus adc\_dma\_irq fmcomms2-3 ADC ira dac\_dma\_irq fmcomms2-3 DAC irq delay\_clk fmcomms2-3 delay clock rx\_clk\_in\_p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx frame in p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock tx\_frame\_out\_p fmcomms2-3 transmit frame tx frame out n fmcomms2-3 transmit frame tx\_data\_out\_p fmcomms2-3 transmit lvds data tx\_data\_out\_n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable txnrx fmcomms2-3 txnrx select up enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input fmcomms2-3 TDD sync i/o tdd\_sync\_t tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd sync o fmcomms2-3 TDD sync i/o adc\_m\_dest\_axi\_awaddr fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA adc m dest axi awsize fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc m dest axi awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc m dest axi awready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata fmcomms2-3 ADC DMA adc m dest axi wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc m dest axi wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arlen fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast iic\_sda\_fmc i2c for fmc

iic\_scl\_fmc i2c for fmc i2c for fmc i2c for fmc i2c for fmc i2c for fmc

## **INSTANTIANTED MODULES**

## iic\_sda\_iobuf

```
ad_iobuf #(
    .
DATA_WIDTH(1)
) iic_sda_iobuf ( .dio_t (sda_t), .dio_i (sda_o), .dio_o (sda_i), .dio_p (:
```

Tristate i2c sda

# iic\_scl\_iobuf

```
ad_iobuf #(
    .
DATA_WIDTH(1)
) iic_scl_iobuf ( .dio_t (scl_t), .dio_i (scl_o), .dio_o (scl_i), .dio_p (:
```

Tristate i2c scl

# inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(
```

```
FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

## inst\_axi\_crossbar\_pl

```
axi_crossbar_pl inst_axi_crossbar_pl (
aclk(axi_aclk),
aresetn(axi_aresetn),
s_axi_awaddr(s_axi_awaddr),
s_axi_awprot(s_axi_awprot),
s_axi_awvalid(s_axi_awvalid),
s_axi_awready(s_axi_awready),
s_axi_wdata(s_axi_wdata),
s_axi_wstrb(s_axi_wstrb),
s_axi_wvalid(s_axi_wvalid),
s_axi_wready(s_axi_wready),
s_axi_bresp(s_axi_bresp),
s_axi_bvalid(s_axi_bvalid),
s_axi_bready(s_axi_bready),
s_axi_araddr(s_axi_araddr),
s_axi_arprot(s_axi_arprot),
s_axi_arvalid(s_axi_arvalid),
s_axi_arready(s_axi_arready),
s_axi_rdata(s_axi_rdata),
s_axi_rresp(s_axi_rresp),
s_axi_rvalid(s_axi_rvalid),
s_axi_rready(s_axi_rready),
```

```
m_axi_awaddr({iic_fmc_axi_awaddr, connect_axi_awaddr}),
m_axi_awprot({iic_fmc_axi_awprot, connect_axi_awprot}),
m_axi_awvalid({iic_fmc_axi_awvalid, connect_axi_awvalid}),
m_axi_awready({iic_fmc_axi_awready, connect_axi_awready}),
m_axi_wdata({iic_fmc_axi_wdata, connect_axi_wdata}),
m_axi_wstrb({iic_fmc_axi_wstrb, connect_axi_wstrb}),
m_axi_wvalid({iic_fmc_axi_wvalid, connect_axi_wvalid}),
m_axi_wready({iic_fmc_axi_wready, connect_axi_wready}),
m_axi_bresp({iic_fmc_axi_bresp, connect_axi_bresp}),
m_axi_bvalid({iic_fmc_axi_bvalid, connect_axi_bvalid}),
m_axi_bready({iic_fmc_axi_bready, connect_axi_bready}),
m_axi_araddr({iic_fmc_axi_araddr, connect_axi_araddr}),
m_axi_arprot({iic_fmc_axi_arprot, connect_axi_arprot}),
m_axi_arvalid({iic_fmc_axi_arvalid, connect_axi_arvalid}),
m_axi_arready({iic_fmc_axi_arready, connect_axi_arready}),
m_axi_rdata({iic_fmc_axi_rdata, connect_axi_rdata}),
m_axi_rresp({iic_fmc_axi_rresp, connect_axi_rresp}),
m_axi_rvalid({iic_fmc_axi_rvalid, connect_axi_rvalid}),
m_axi_rready({iic_fmc_axi_rready, connect_axi_rready})
```

Module instance of axi\_crossbar\_pl for the fmcomms2-3 device.

## inst\_axi\_iic\_fmc

```
axi_iic_fmc inst_axi_iic_fmc (
    s_axi_aclk(axi_aclk),
    s_axi_aresetn(axi_aresetn),
    iic2intc_irpt(iic2intc_irpt),
    s_axi_awaddr(iic_fmc_axi_awaddr[8:0]),
    s_axi_awvalid(iic_fmc_axi_awvalid),
    s_axi_awready(iic_fmc_axi_awready),
    s_axi_wdata(iic_fmc_axi_wdata),
    s_axi_wstrb(iic_fmc_axi_wstrb),
    s_axi_wvalid(iic_fmc_axi_wvalid),
```

```
s_axi_wready(iic_fmc_axi_wready),
s_axi_bresp(iic_fmc_axi_bresp),
s_axi_bvalid(iic_fmc_axi_bvalid),
s_axi_bready(iic_fmc_axi_bready),
s_axi_araddr(iic_fmc_axi_araddr[8:0]),
s_axi_arvalid(iic_fmc_axi_arvalid),
s_axi_arready(iic_fmc_axi_arready),
s_axi_rdata(iic_fmc_axi_rdata),
s_axi_rresp(iic_fmc_axi_rresp),
s_axi_rvalid(iic_fmc_axi_rvalid),
s_axi_rready(iic_fmc_axi_rready),
sda_i(sda_i),
sda_o(sda_o),
sda_t(sda_t),
scl_i(scl_i),
scl_o(scl_o),
scl_t(scl_t),
gpo()
```

Module instance of axi\_iic\_fmc for the fmcomms2-3 device.

# system\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

## **INFORMATION**

### **Brief**

System wrapper for pl and ps for zed board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
1,
parameter
FPGA_FAMILY
=
4,
parameter
SPEED_GRADE
```

```
= 10,
parameter
DEV_PACKAGE
= 14,
parameter
DELAY_REFCLK_FREQUENCY
= 200,
parameter
ADC_INIT_DELAY
= 23,
parameter
DAC_INIT_DELAY
= 0
) ( inout [14:0] ddr_addr, inout [ 2:0] ddr_ba, inout ddr_cas_n, inout ddr_c
```

System wrapper for pl and ps for zed board.

#### **Parameters**

**FPGA TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

parameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 10 is for -1.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

package. 14 is for cl.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

arameter

### **Ports**

ddr_addr	DDR interface
ddr_ba	DDR interface
ddr_cas_n	DDR interface
ddr_ck_n	DDR interface
ddr_ck_p	DDR interface
ddr_cke	DDR interface
ddr_cs_n	DDR interface
ddr_dm	DDR interface
ddr_dq	DDR interface
ddr_dqs_n	DDR interface
ddr_dqs_p	DDR interface
ddr_odt	DDR interface
ddr_ras_n	DDR interface

ddr\_reset\_nDDR interfaceddr\_we\_nDDR interfacefixed\_io\_ddr\_vrnDDR interfacefixed\_io\_ddr\_vrpDDR interface

fixed\_io\_mio ps mio fixed\_io\_ps\_clk ps clk fixed\_io\_ps\_porb ps por fixed\_io\_ps\_srstb ps rst

iic\_scl\_fmc fmcomms2-3 i2c
iic\_sda\_fmc fmcomms2-3 i2c

gpio\_bd gpio

fmcomms2-3 rx clk rx\_clk\_in\_p rx clk in n fmcomms2-3 rx clk rx\_frame\_in\_p fmcomms2-3 rx frame rx\_frame\_in\_n fmcomms2-3 rx frame rx\_data\_in\_p fmcomms2-3 rx data rx\_data\_in\_n fmcomms2-3 rx data tx\_clk\_out\_p fmcomms2-3 tx clk tx\_clk\_out\_n fmcomms2-3 tx clk tx\_frame\_out\_p fmcomms2-3 tx frame tx frame out n fmcomms2-3 tx frame tx\_data\_out\_p fmcomms2-3 tx data

fmcomms2-3 tx data tx\_data\_out\_n txnrx fmcomms2-3 txnrx enable fmcomms2-3 enable gpio\_muxout\_tx fmcomms2-3 gpio gpio\_muxout\_rx fmcomms2-3 gpio fmcomms2-3 gpio gpio\_resetb fmcomms2-3 gpio gpio\_sync gpio\_en\_agc fmcomms2-3 gpio gpio\_ctl fmcomms2-3 gpio gpio\_status fmcomms2-3 gpio spi\_csn spi chip select

**spi\_clk** spi clk

spi\_mosispi master outspi\_misospi master in

spi\_udc\_csn\_txspi udc chip select txspi\_udc\_csn\_rxspi udc chip select rx

## **INSTANTIANTED MODULES**

## inst\_system\_pl\_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

## inst\_system\_ps\_wrapper

```
system_ps_wrapper inst_system_ps_wrapper (
GPIO_I(gpio_i),
GPIO_O(gpio_o),
GPIO_T(gpio_t),
SPI0_SCLK_I(1'b0),
SPI0_SCLK_0(spi_clk),
SPI0_MOSI_I(1'b0),
SPI0_MOSI_O(spi_mosi),
SPI0_MISO_I(spi_miso),
SPI0_SS_I(1'b1),
SPI0_SS_0(spi_csn),
SPI1_SCLK_I(1'b0),
SPI1_SCLK_0(spi_udc_sclk),
SPI1_MOSI_I(spi_udc_data),
SPI1_MOSI_0(spi_udc_data),
SPI1_MISO_I(1'b0),
SPI1_SS_I(1'b1),
SPI1_SS_0(spi_udc_csn_tx),
```

```
SPI1_SS1_0(spi_udc_csn_rx),
SPI1_SS2_0(),
USB0_vbus_pwrfault(~otg_vbusoc),
M_AXI_araddr(w_axi_araddr),
M_AXI_arprot(w_axi_arprot),
M_AXI_arready(w_axi_arready),
M_AXI_arvalid(w_axi_arvalid),
M_AXI_awaddr(w_axi_awaddr),
M_AXI_awprot(w_axi_awprot),
M_AXI_awready(w_axi_awready),
M_AXI_awvalid(w_axi_awvalid),
M_AXI_bready(w_axi_bready),
M_AXI_bresp(w_axi_bresp),
M_AXI_bvalid(w_axi_bvalid),
M_AXI_rdata(w_axi_rdata),
M_AXI_rready(w_axi_rready),
M_AXI_rresp(w_axi_rresp),
M_AXI_rvalid(w_axi_rvalid),
M_AXI_wdata(w_axi_wdata),
M_AXI_wready(w_axi_wready),
M_AXI_wstrb(w_axi_wstrb),
M_AXI_wvalid(w_axi_wvalid),
S_AXI_HP0_arready(),
S_AXI_HP0_awready(adc_hp0_axi_awready),
S_AXI_HP0_bvalid(adc_hp0_axi_bvalid),
S_AXI_HP0_rlast(),
S_AXI_HP0_rvalid(),
S_AXI_HP0_wready(adc_hp0_axi_wready),
S_AXI_HP0_bresp(adc_hp0_axi_bresp),
S_AXI_HPO_rresp(),
S_AXI_HP0_bid(),
S_AXI_HPO_rid(),
S_AXI_HP0_rdata(),
```

```
S_AXI_HP0_ACLK(s_axi_clk),
S_AXI_HP0_arvalid(1'b0),
S_AXI_HP0_awvalid(adc_hp0_axi_awvalid),
S_AXI_HP0_bready(adc_hp0_axi_bready),
S_AXI_HP0_rready(1'b0),
S_AXI_HP0_wlast(adc_hp0_axi_wlast),
S_AXI_HP0_wvalid(adc_hp0_axi_wvalid),
S_AXI_HP0_arburst(2'b01),
S_AXI_HP0_arlock(0),
S_AXI_HP0_arsize(3'b011),
S_AXI_HP0_awburst(adc_hp0_axi_awburst),
S_AXI_HP0_awlock(0),
S_AXI_HP0_awsize(adc_hp0_axi_awsize),
S_AXI_HP0_arprot(0),
S_AXI_HP0_awprot(adc_hp0_axi_awprot),
S_AXI_HP0_araddr(0),
S_AXI_HP0_awaddr(adc_hp0_axi_awaddr),
S_AXI_HP0_arcache(4'b0011),
S_AXI_HP0_arlen(0),
S_AXI_HP0_arqos(0),
S_AXI_HP0_awcache(adc_hp0_axi_awcache),
S_AXI_HP0_awlen(adc_hp0_axi_awlen),
S_AXI_HP0_awqos(0),
S_AXI_HP0_arid(0),
S_AXI_HP0_awid(0),
S_AXI_HP0_wid(0),
S_AXI_HP0_wdata(adc_hp0_axi_wdata),
S_AXI_HP0_wstrb(adc_hp0_axi_wstrb),
S_AXI_HP1_arready(dac_hp1_axi_arready),
S_AXI_HP1_awready(),
S_AXI_HP1_bvalid(),
S_AXI_HP1_rlast(dac_hp1_axi_rlast),
S_AXI_HP1_rvalid(dac_hp1_axi_rvalid),
```

```
S_AXI_HP1_wready(),
S_AXI_HP1_bresp(),
S_AXI_HP1_rresp(dac_hp1_axi_rresp),
S_AXI_HP1_bid(),
S_AXI_HP1_rid(),
S_AXI_HP1_rdata(dac_hp1_axi_rdata),
S_AXI_HP1_ACLK(s_axi_clk),
S_AXI_HP1_arvalid(dac_hp1_axi_arvalid),
S_AXI_HP1_awvalid(1'b0),
S_AXI_HP1_bready(1'b0),
S_AXI_HP1_rready(dac_hp1_axi_rready),
S_AXI_HP1_wlast(1'b0),
S_AXI_HP1_wvalid(1'b0),
S_AXI_HP1_arburst(dac_hp1_axi_arburst),
S_AXI_HP1_arlock(0),
S_AXI_HP1_arsize(dac_hp1_axi_arsize),
S_AXI_HP1_awburst(2'b01),
S_AXI_HP1_awlock(0),
S_AXI_HP1_awsize(3'b011),
S_AXI_HP1_arprot(dac_hp1_axi_arprot),
S_AXI_HP1_awprot(0),
S_AXI_HP1_araddr(dac_hp1_axi_araddr),
S_AXI_HP1_awaddr(0),
S_AXI_HP1_arcache(dac_hp1_axi_arcache),
S_AXI_HP1_arlen(dac_hp1_axi_arlen),
S_AXI_HP1_arqos(0),
S_AXI_HP1_awcache(4'b0011),
S_AXI_HP1_awlen(0),
S_AXI_HP1_awqos(0),
S_AXI_HP1_arid(0),
S_AXI_HP1_awid(0),
S_AXI_HP1_wid(0),
S_AXI_HP1_wdata(0),
```

```
S_AXI_HP1_wstrb(~0),
IRQ_F2P(\{\{2\{1'b0\}\}, s_adc_dma_irq, s_dac_dma_irq, s_iic2intc_irpt, \{11\{1'b0\}\}, s_dac_dma_irq, s_iic2intc_irpt, \{11\{1'b0\}\}, s_dac_dma_irq, s_dac_dma_irq, s_iic2intc_irpt, \{11\{1'b0\}\}, s_dac_dma_irq, s_
FCLK_CLK0(s_axi_clk),
FCLK_CLK1(s_delay_clk),
FIXED_IO_mio(fixed_io_mio),
DDR_cas_n(ddr_cas_n),
DDR_cke(ddr_cke),
DDR_ck_n(ddr_ck_n),
DDR_ck_p(ddr_ck_p),
DDR_cs_n(ddr_cs_n),
DDR_reset_n(ddr_reset_n),
DDR_odt(ddr_odt),
DDR_ras_n(ddr_ras_n),
DDR_we_n(ddr_we_n),
DDR_ba(ddr_ba),
DDR_addr(ddr_addr),
FIXED_IO_ddr_vrn(fixed_io_ddr_vrn),
FIXED_IO_ddr_vrp(fixed_io_ddr_vrp),
DDR_dm(ddr_dm),
DDR_dq(ddr_dq),
DDR_dqs_n(ddr_dqs_n),
DDR_dqs_p(ddr_dqs_p),
FIXED_IO_ps_srstb(fixed_io_ps_srstb),
FIXED_IO_ps_clk(fixed_io_ps_clk),
FIXED_IO_ps_porb(fixed_io_ps_porb),
peripheral_aresetn(s_axi_aresetn)
```

Module instance of inst\_system\_ps\_wrapper for the built in CPU.

# system\_pl\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/11/02

## **INFORMATION**

### **Brief**

System wrapper for pl only for arria10soc board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a

b,
parameter
ADC_INIT_DELAY

a

23,
parameter
DAC_INIT_DELAY

b,
parameter
DELAY_REFCLK_FREQUENCY

a

200
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awvalid, input
```

System wrapper for pl only for arria10soc board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 103 is for Arria

meter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 1 is for SX

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 2 is for 2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for FBGA.

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

#### **Ports**

AXI Lite control bus axi\_aclk AXI Lite control bus axi\_aresetn s\_axi\_awvalid AXI Lite control bus s\_axi\_awaddr AXI Lite control bus s\_axi\_awready AXI Lite control bus s\_axi\_awprot AXI Lite control bus s\_axi\_wvalid AXI Lite control bus s\_axi\_wdata AXI Lite control bus s\_axi\_wstrb AXI Lite control bus AXI Lite control bus s\_axi\_wready s\_axi\_bvalid AXI Lite control bus s\_axi\_bresp AXI Lite control bus s\_axi\_bready AXI Lite control bus

s axi arvalid AXI Lite control bus s\_axi\_araddr AXI Lite control bus s\_axi\_arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus s axi rvalid AXI Lite control bus s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s\_axi\_rdata AXI Lite control bus adc dma irq fmcomms2-3 ADC irq dac\_dma\_irq fmcomms2-3 DAC irq delay clk fmcomms2-3 delay clock rx clk in p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx data in n fmcomms2-3 receive lvds data tx clk out p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx\_frame\_out\_p fmcomms2-3 transmit frame tx\_frame\_out\_n tx\_data\_out\_p fmcomms2-3 transmit lvds data tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable txnrx fmcomms2-3 txnrx select up\_enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input tdd\_sync\_t fmcomms2-3 TDD sync i/o tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd\_sync\_o fmcomms2-3 TDD sync i/o fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awaddr adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awsize adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awready fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata adc\_m\_dest\_axi\_wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr fmcomms2-3 DAC DMA dac m src axi arlen fmcomms2-3 DAC DMA dac m src axi arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arcache fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA dac m src axi rvalid fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast fmcomms2-3 DAC DMA

### **INSTANTIANTED MODULES**

## inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),

AXI_DMAC_ADC_ADDR(32'h00010000),

AXI_DMAC_DAC_ADDR(32'h00014000),

AXI_AD9361_ADDR(32'h00000000)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.

# system\_wrapper.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2023/12/17

## **INFORMATION**

### **Brief**

System wrapper for pl and ps for arria10soc board.

### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
103,
parameter
FPGA_FAMILY
=
1,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

a,
parameter
DELAY_REFCLK_FREQUENCY

= 200,
parameter
ADC_INIT_DELAY

= 23,
parameter
DAC_INIT_DELAY

= 0
) ( input sys_clk, input sys_resetn, input hps_ddr_ref_clk, output [ 0:0] hg
```

System wrapper for pl and ps for arria10soc board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 103 is for Arria

ameter

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 1 is for SX

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 2 is for 2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for FBGA.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

**DAC\_INIT\_DELAY** Initial Delay for the DAC

parameter

#### **Ports**

sys\_clk Input clock for all clocks Input reset for all resets sys\_resetn hps\_ddr\_ref\_clk DDR port hps\_ddr\_clk\_p DDR port hps\_ddr\_clk\_n DDR port hps\_ddr\_a DDR port hps\_ddr\_ba DDR port hps\_ddr\_bg DDR port hps\_ddr\_cke DDR port hps\_ddr\_cs\_n DDR port hps\_ddr\_odt DDR port hps\_ddr\_reset\_n DDR port hps\_ddr\_act\_n DDR port

hps\_ddr\_parDDR porthps\_ddr\_alert\_nDDR porthps\_ddr\_dqs\_pDDR porthps\_ddr\_dqs\_nDDR porthps\_ddr\_dqDDR porthps\_ddr\_dbi\_nDDR porthps\_ddr\_rzqDDR port

hps\_eth\_rxclk **Ethernet Device** hps\_eth\_rxctl **Ethernet Device** hps\_eth\_rxd **Ethernet Device** hps\_eth\_txclk **Ethernet Device** hps\_eth\_txctl **Ethernet Device** hps\_eth\_txd **Ethernet Device** hps\_eth\_mdc **Ethernet Device** hps\_eth\_mdio **Ethernet Device** hps\_sdio\_clk SD card interface hps sdio cmd SD card interface hps\_sdio\_d SD card interface hps usb clk **USB** interface hps\_usb\_dir **USB** interface hps\_usb\_nxt USB interface hps usb stp **USB** interface hps\_usb\_d USB interface hps\_uart\_rx **UART** interface hps\_uart\_tx **UART** interface hps\_i2c\_sda i2c interface hps\_i2c\_scl i2c interface hps\_gpio **GPIO** interface gpio\_bd\_i fmcomms2-3 gpio gpio\_bd\_o fmcomms2-3 gpio

rx\_clk\_in fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx data in p fmcomms2-3 receive lvds data rx\_data\_in\_n fmcomms2-3 receive lvds data tx\_clk\_out\_p fmcomms2-3 transmit clock tx\_clk\_out\_n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx\_frame\_out\_p tx\_frame\_out\_n fmcomms2-3 transmit frame tx\_data\_out\_p fmcomms2-3 transmit lvds data tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable

fmcomms2-3 txnrx select txnrx gpio\_resetb fmcomms2-3 gpio reset gpio\_sync fmcomms2-3 gpio sync gpio\_en\_agc fmcomms2-3 gpio enable agc fmcomms2-3 control gpio\_ctl fmcomms2-3 status gpio\_status spi\_csn fmcomms2-3 spi select spi\_clk fmcomms2-3 spi clk spi mosi fmcomms2-3 spi output spi\_miso fmcomms2-3 spi input

## **INSTANTIANTED MODULES**

## inst system pl wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)

) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system\_pl\_wrapper for the fmcomms2-3 device.

## inst\_system\_ps\_wrapper

```
m_axi_wvalid(w_axi_wvalid),
m_axi_wready(w_axi_wready),
m_axi_bresp(w_axi_bresp),
m_axi_bvalid(w_axi_bvalid),
m_axi_bready(w_axi_bready),
m_axi_araddr(w_axi_araddr),
m_axi_arprot(w_axi_arprot),
m_axi_arvalid(w_axi_arvalid),
m_axi_arready(w_axi_arready),
m_axi_rdata(w_axi_rdata),
m_axi_rresp(w_axi_rresp),
m_axi_rvalid(w_axi_rvalid),
m_axi_rready(w_axi_rready),
sys_delay_clk_clk(s_delay_clk),
sys_clk_clk(sys_clk),
sys_gpio_bd_in_port(gpio_i[31:0]),
sys_gpio_bd_out_port(gpio_o[31:0]),
sys_gpio_in_export(gpio_i[63:32]),
sys_gpio_out_export(gpio_o[63:32]),
sys_hps_rstn_reset_n
                                                                          (
sys_resetn),
sys_rstn_reset_n
sys_resetn_s),
sys_hps_io_hps_io_phery_emac0_TX_CLK
hps_eth_txclk),
sys\_hps\_io\_hps\_io\_phery\_emac0\_TXD0
hps_eth_txd[0]),
sys_hps_io_hps_io_phery_emac0_TXD1
hps_eth_txd[1]),
sys\_hps\_io\_hps\_io\_phery\_emac0\_TXD2
                                                                          (
hps_eth_txd[2]),
sys_hps_io_hps_io_phery_emac0_TXD3
hps_eth_txd[3]),
```

```
sys_hps_io_hps_io_phery_emac0_RX_CTL
                                                                          (
hps_eth_rxctl),
sys_hps_io_hps_io_phery_emac0_TX_CTL
                                                                          (
hps_eth_txctl),
sys_hps_io_hps_io_phery_emac0_RX_CLK
                                                                          (
hps_eth_rxclk),
sys_hps_io_hps_io_phery_emac0_RXD0
                                                                          (
hps_eth_rxd[0]),
sys_hps_io_hps_io_phery_emac0_RXD1
                                                                          (
hps_eth_rxd[1]),
sys_hps_io_hps_io_phery_emac0_RXD2
                                                                          (
hps_eth_rxd[2]),
sys_hps_io_hps_io_phery_emac0_RXD3
                                                                          (
hps_eth_rxd[3]),
sys_hps_io_hps_io_phery_emac0_MDIO
hps_eth_mdio),
sys_hps_io_hps_io_phery_emac0_MDC
hps_eth_mdc),
sys_hps_io_hps_io_phery_sdmmc_CMD
hps_sdio_cmd),
sys_hps_io_hps_io_phery_sdmmc_D0
                                                                          (
hps_sdio_d[0]),
sys_hps_io_hps_io_phery_sdmmc_D1
                                                                          (
hps_sdio_d[1]),
sys_hps_io_hps_io_phery_sdmmc_D2
                                                                          (
hps_sdio_d[2]),
sys_hps_io_hps_io_phery_sdmmc_D3
                                                                          (
hps_sdio_d[3]),
sys_hps_io_hps_io_phery_sdmmc_D4
                                                                          (
hps_sdio_d[4]),
sys_hps_io_hps_io_phery_sdmmc_D5
                                                                          (
hps_sdio_d[5]),
sys\_hps\_io\_hps\_io\_phery\_sdmmc\_D6
```

```
(
hps_sdio_d[6]),
sys_hps_io_hps_io_phery_sdmmc_D7
                                                                          (
hps_sdio_d[7]),
sys_hps_io_hps_io_phery_sdmmc_CCLK
                                                                          (
hps_sdio_clk),
sys_hps_io_hps_io_phery_usb0_DATA0
                                                                          (
hps_usb_d[0]),
sys_hps_io_hps_io_phery_usb0_DATA1
                                                                          (
hps_usb_d[1]),
sys_hps_io_hps_io_phery_usb0_DATA2
                                                                          (
hps_usb_d[2]),
sys_hps_io_hps_io_phery_usb0_DATA3
                                                                          (
hps_usb_d[3]),
sys_hps_io_hps_io_phery_usb0_DATA4
                                                                          (
hps_usb_d[4]),
sys_hps_io_hps_io_phery_usb0_DATA5
                                                                          (
hps_usb_d[5]),
sys_hps_io_hps_io_phery_usb0_DATA6
                                                                          (
hps_usb_d[6]),
sys_hps_io_hps_io_phery_usb0_DATA7
                                                                          (
hps_usb_d[7]),
sys_hps_io_hps_io_phery_usb0_CLK
                                                                          (
hps_usb_clk),
sys_hps_io_hps_io_phery_usb0_STP
                                                                          (
hps_usb_stp),
sys_hps_io_hps_io_phery_usb0_DIR
                                                                          (
hps_usb_dir),
sys\_hps\_io\_hps\_io\_phery\_usb0\_NXT
hps_usb_nxt),
sys_hps_io_hps_io_phery_uart1_RX
                                                                          (
hps_uart_rx),
sys_hps_io_hps_io_phery_uart1_TX
                                                                          (
hps_uart_tx),
```

```
sys_hps_io_hps_io_phery_i2c1_SDA
                                                                         (
hps_i2c_sda),
sys_hps_io_hps_io_phery_i2c1_SCL
                                                                         (
hps_i2c_scl),
sys_hps_io_hps_io_gpio_gpio1_io5
                                                                         (
hps_gpio[0]),
sys_hps_io_hps_io_gpio_gpio1_io14
                                                                         (
hps_gpio[1]),
sys_hps_io_hps_io_gpio_gpio1_io16
                                                                         (
hps_gpio[2]),
sys_hps_io_hps_io_gpio_gpio1_io17
                                                                         (
hps_gpio[3]),
sys_hps_out_rstn_reset_n
                                                                         (
sys_hps_resetn),
sys_hps_fpga_irq1_irq
                                                                        ({
32{1'b0}}),
sys_hps_dma_data_awid(0),
sys_hps_dma_data_awaddr(adc_hp0_axi_awaddr),
sys_hps_dma_data_awlen(adc_hp0_axi_awlen),
sys_hps_dma_data_awsize(adc_hp0_axi_awsize),
sys_hps_dma_data_awburst(adc_hp0_axi_awburst),
sys_hps_dma_data_awlock(0),
sys_hps_dma_data_awcache(adc_hp0_axi_awcache),
sys_hps_dma_data_awprot(adc_hp0_axi_awprot),
sys_hps_dma_data_awvalid(adc_hp0_axi_awvalid),
sys_hps_dma_data_awready(adc_hp0_axi_awready),
sys_hps_dma_data_awuser(0),
sys_hps_dma_data_wid(0),
sys_hps_dma_data_wdata(adc_hp0_axi_wdata),
sys_hps_dma_data_wstrb(adc_hp0_axi_wstrb),
sys_hps_dma_data_wlast(adc_hp0_axi_wlast),
sys_hps_dma_data_wvalid(adc_hp0_axi_wvalid),
sys_hps_dma_data_wready(adc_hp0_axi_wready),
```

```
sys_hps_dma_data_bid(),
sys_hps_dma_data_bresp(adc_hp0_axi_bresp),
sys_hps_dma_data_bvalid(adc_hp0_axi_bvalid),
sys_hps_dma_data_bready(adc_hp0_axi_bready),
sys_hps_dma_data_arid(0),
sys_hps_dma_data_araddr(dac_hp1_axi_araddr),
sys_hps_dma_data_arlen(dac_hp1_axi_arlen),
sys_hps_dma_data_arsize(dac_hp1_axi_arsize),
sys_hps_dma_data_arburst(dac_hp1_axi_arburst),
sys_hps_dma_data_arlock(0),
sys_hps_dma_data_arcache(dac_hp1_axi_arcache),
sys_hps_dma_data_arprot(dac_hp1_axi_arprot),
sys_hps_dma_data_arvalid(dac_hp1_axi_arvalid),
sys_hps_dma_data_arready(dac_hp1_axi_arready),
sys_hps_dma_data_aruser(0),
sys_hps_dma_data_rid(),
sys_hps_dma_data_rdata(dac_hp1_axi_rdata),
sys_hps_dma_data_rresp(dac_hp1_axi_rresp),
sys_hps_dma_data_rlast(dac_hp1_axi_rlast),
sys_hps_dma_data_rvalid(dac_hp1_axi_rvalid),
sys_hps_dma_data_rready(dac_hp1_axi_rready),
sys_hps_ddr_mem_ck(hps_ddr_clk_p),
sys_hps_ddr_mem_ck_n(hps_ddr_clk_n),
sys_hps_ddr_mem_a(hps_ddr_a),
sys_hps_ddr_mem_act_n(hps_ddr_act_n),
sys_hps_ddr_mem_ba(hps_ddr_ba),
sys_hps_ddr_mem_bg(hps_ddr_bg),
sys_hps_ddr_mem_cke(hps_ddr_cke),
sys_hps_ddr_mem_cs_n(hps_ddr_cs_n),
sys_hps_ddr_mem_odt(hps_ddr_odt),
sys_hps_ddr_mem_reset_n(hps_ddr_reset_n),
sys_hps_ddr_mem_par(hps_ddr_par),
sys_hps_ddr_mem_alert_n(hps_ddr_alert_n),
```

```
sys_hps_ddr_mem_dqs(hps_ddr_dqs_p),
sys_hps_ddr_mem_dqs_n(hps_ddr_dqs_n),
sys_hps_ddr_mem_dq(hps_ddr_dq),
sys_hps_ddr_mem_dbi_n(hps_ddr_dbi_n),
sys_hps_ddr_oct_oct_rzqin(hps_ddr_rzq),
sys_hps_ddr_ref_clk_clk(hps_ddr_ref_clk),
sys_hps_ddr_rstn_reset_n(sys_resetn),
sys_spi_MISO(spi_miso),
sys_spi_MOSI(spi_mosi),
sys_spi_SCLK(spi_clk),
sys_spi_SS_n(spi_csn),
irq_irq({s_dac_dma_irq, s_adc_dma_irq, {2{1'b0}}})
)
```

Module instance of inst\_system\_ps\_wrapper for the built in CPU.