system_wrapper.v

AUTHORS

JAY CONVERTINO

DATES

2023/11/02

INFORMATION

Brief

System wrapper for pl and ps for zcu102 board.

License MIT

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

system_wrapper

```
module system_wrapper #(
parameter
FPGA_TECHNOLOGY
=
3,
parameter
FPGA_FAMILY
=
4,
parameter
SPEED_GRADE
```

```
parameter
DEV_PACKAGE

3,
parameter
DELAY_REFCLK_FREQUENCY
=
500,
parameter
ADC_INIT_DELAY
=
11,
parameter
DAC_INIT_DELAY
=
0
) ( input [12:0] gpio_bd_i, output [ 7:0] gpio_bd_o, input rx_clk_in_p, input
```

System wrapper for pl and ps for zcu102 board.

Parameters

FPGA_TECHNOLOGY Type of FPGA, such as Ultrascale, Arria 10. 3 is for

rameter ultrascale+.

FPGA_FAMILY Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

SPEED_GRADE Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

DEV_PACKAGE Specify a number that is equal to the manufactures

parameter package. 3 is for ff.

DELAY_REFCLK_FREQUENCY Reference clock frequency used for ad_data_in instances

parameter

ADC_INIT_DELAY Initial Delay for the ADC

parameter

DAC_INIT_DELAY Initial Delay for the DAC

parameter

Ports

gpio_bd_i gpio
gpio_bd_o gpio

rx_clk_in_pfmcomms2-3 rx clkrx_clk_in_nfmcomms2-3 rx clkrx_frame_in_pfmcomms2-3 rx framerx_frame_in_nfmcomms2-3 rx framerx_data_in_pfmcomms2-3 rx datarx_data_in_nfmcomms2-3 rx datatx_clk_out_pfmcomms2-3 tx clk

```
fmcomms2-3 tx data
tx_data_out_p
tx data out n
                  fmcomms2-3 tx data
txnrx
                  fmcomms2-3 txnrx
enable
                  fmcomms2-3 enable
                  fmcomms2-3 gpio
gpio_resetb
gpio_sync
                  fmcomms2-3 gpio
gpio_en_agc
                  fmcomms2-3 gpio
gpio_ctl
                  fmcomms2-3 gpio
gpio_status
                  fmcomms2-3 gpio
spi_csn
                  spi chip select
                  spi clk
spi_clk
spi_mosi
                  spi master out
spi_miso
                  spi master in
```

INSTANTIANTED MODULES

inst_system_pl_wrapper

```
system_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)
) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn))
```

Module instance of system_pl_wrapper for the fmcomms2-3 device.

inst_system_ps_wrapper

```
M_AXI_awprot(w_axi_awprot),
M_AXI_awready(w_axi_awready),
M_AXI_awvalid(w_axi_awvalid),
M_AXI_bready(w_axi_bready),
M_AXI_bresp(w_axi_bresp),
M_AXI_bvalid(w_axi_bvalid),
M_AXI_rdata(w_axi_rdata),
M_AXI_rready(w_axi_rready),
M_AXI_rresp(w_axi_rresp),
M_AXI_rvalid(w_axi_rvalid),
M_AXI_wdata(w_axi_wdata),
M_AXI_wready(w_axi_wready),
M_AXI_wstrb(w_axi_wstrb),
M_AXI_wvalid(w_axi_wvalid),
S_AXI_HP0_arready(),
S_AXI_HP0_awready(adc_hp0_axi_awready),
S_AXI_HP0_bvalid(adc_hp0_axi_bvalid),
S_AXI_HP0_rlast(),
S_AXI_HPO_rvalid(),
S_AXI_HP0_wready(adc_hp0_axi_wready),
S_AXI_HP0_bresp(adc_hp0_axi_bresp),
S_AXI_HP0_rresp(),
S_AXI_HPO_bid(),
S_AXI_HPO_rid(),
S_AXI_HPO_rdata(),
S_AXI_HP0_ACLK(s_axi_clk),
S_AXI_HP0_arvalid(1'b0),
S_AXI_HP0_awvalid(adc_hp0_axi_awvalid),
S_AXI_HP0_bready(adc_hp0_axi_bready),
S_AXI_HP0_rready(1'b0),
S_AXI_HP0_wlast(adc_hp0_axi_wlast),
S_AXI_HP0_wvalid(adc_hp0_axi_wvalid),
S_AXI_HP0_arburst(2'b01),
```

```
S_AXI_HP0_arlock(0),
S_AXI_HP0_arsize(3'b011),
S_AXI_HP0_awburst(adc_hp0_axi_awburst),
S_AXI_HP0_awlock(0),
S_AXI_HP0_awsize(adc_hp0_axi_awsize),
S_AXI_HP0_arprot(0),
S_AXI_HP0_awprot(adc_hp0_axi_awprot),
S_AXI_HP0_araddr(0),
S_AXI_HP0_awaddr(adc_hp0_axi_awaddr),
S_AXI_HP0_arcache(4'b0011),
S_AXI_HP0_arlen(0),
S_AXI_HP0_arqos(0),
S_AXI_HP0_awcache(adc_hp0_axi_awcache),
S_AXI_HP0_awlen(adc_hp0_axi_awlen),
S_AXI_HP0_awqos(0),
S_AXI_HP0_arid(0),
S_AXI_HP0_awid(0),
S_AXI_HP0_wdata(adc_hp0_axi_wdata),
S_AXI_HP0_wstrb(adc_hp0_axi_wstrb),
S_AXI_HP0_aruser(1'b0),
S_AXI_HP0_awuser(1'b0),
S_AXI_HP1_arready(dac_hp1_axi_arready),
S_AXI_HP1_awready(),
S_AXI_HP1_bvalid(),
S_AXI_HP1_rlast(dac_hp1_axi_rlast),
S_AXI_HP1_rvalid(dac_hp1_axi_rvalid),
S_AXI_HP1_wready(),
S_AXI_HP1_bresp(),
S_AXI_HP1_rresp(dac_hp1_axi_rresp),
S_AXI_HP1_bid(),
S_AXI_HP1_rid(),
S_AXI_HP1_rdata(dac_hp1_axi_rdata),
S_AXI_HP1_ACLK(s_axi_clk),
```

```
S_AXI_HP1_arvalid(dac_hp1_axi_arvalid),
S_AXI_HP1_awvalid(1'b0),
S_AXI_HP1_bready(1'b0),
S_AXI_HP1_rready(dac_hp1_axi_rready),
S_AXI_HP1_wlast(1'b0),
S_AXI_HP1_wvalid(1'b0),
S_AXI_HP1_arburst(dac_hp1_axi_arburst),
S_AXI_HP1_arlock(0),
S_AXI_HP1_arsize(dac_hp1_axi_arsize),
S_AXI_HP1_awburst(2'b01),
S_AXI_HP1_awlock(0),
S_AXI_HP1_awsize(3'b011),
S_AXI_HP1_arprot(dac_hp1_axi_arprot),
S_AXI_HP1_awprot(0),
S_AXI_HP1_araddr(dac_hp1_axi_araddr),
S_AXI_HP1_awaddr(0),
S_AXI_HP1_arcache(dac_hp1_axi_arcache),
S_AXI_HP1_arlen(dac_hp1_axi_arlen),
S_AXI_HP1_arqos(0),
S_AXI_HP1_awcache(4'b0011),
S_AXI_HP1_awlen(0),
S_AXI_HP1_awqos(0),
S_AXI_HP1_arid(0),
S_AXI_HP1_awid(0),
S_AXI_HP1_wdata(0),
S_AXI_HP1_wstrb(~0),
S_AXI_HP1_aruser(1'b0),
S_AXI_HP1_awuser(1'b0),
gpio_i(gpio_i),
gpio_o(gpio_o),
gpio_t(),
peripheral_aresetn(s_axi_aresetn),
pl_clk0(s_axi_clk),
```

```
pl_clk1(),
pl_clk2(s_delay_clk),
\label{eq:pl_ps_irq1} $$ pl_ps_irq1(\{\{2\{1'b0\}\}, s_adc_dma_irq, s_dac_dma_irq, \{4\{1'b0\}\}\}), $$
spi0_m_i(spi_miso),
spi0_m_o(spi_mosi),
spi0_mo_t(),
spi0_s_i(1'b0),
spi0_s_o(),
spi0_sclk_i(1'b0),
spi0_sclk_o(spi_clk),
spi0_sclk_t(),
spi0_so_t(),
spi0_ss1_o_n(),
spi0_ss2_o_n(),
spi0_ss_i_n(1'b1),
spi0_ss_n_t(),
spi0_ss_o_n(spi_csn),
spi1_m_i(1'b0),
spi1_m_o(),
spi1_mo_t(),
spi1_s_i(1'b0),
spi1_s_o(),
spi1\_sclk\_i(1'b0),
spi1_sclk_o(),
spi1_sclk_t(),
spi1_so_t(),
spi1_ss1_o_n(),
spi1_ss2_o_n(),
spi1_ss_i_n(1'b1),
spi1_ss_n_t(),
spi1_ss_o_n()
```

Module instance of inst_system_ps_wrapper for the built in CPU.