# system\_pl\_wrapper.v

#### **AUTHORS**

## **JAY CONVERTINO**

#### **DATES**

#### 2023/11/02

# **INFORMATION**

#### **Brief**

System wrapper for pl only for zcu102 board.

#### **License MIT**

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# system\_pl\_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

System wrapper for pl only for zcu102 board.

#### **Parameters**

**FPGA\_TECHNOLOGY** Type of FPGA, such as Ultrascale, Arria 10. 3 is for

ameter ultrascale+.

**FPGA\_FAMILY** Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

**SPEED\_GRADE** Number that corresponds to the ships recommended

parameter speed. 20 is for -2.

**DEV\_PACKAGE** Specify a number that is equal to the manufactures

parameter package. 3 is for ff.

**DELAY\_REFCLK\_FREQUENCY** Reference clock frequency used for ad\_data\_in instances

parameter

ADC\_INIT\_DELAY Initial Delay for the ADC

parameter

DAC\_INIT\_DELAY Initial Delay for the DAC

parameter

#### **Ports**

axi_aclk	AXI Lite control bus
axi_aresetn	AXI Lite control bus
s_axi_awvalid	AXI Lite control bus
s_axi_awaddr	AXI Lite control bus
s_axi_awready	AXI Lite control bus
s_axi_awprot	AXI Lite control bus
s_axi_wvalid	AXI Lite control bus
s_axi_wdata	AXI Lite control bus
s_axi_wstrb	AXI Lite control bus
s_axi_wready	AXI Lite control bus
s_axi_bvalid	AXI Lite control bus
s_axi_bresp	AXI Lite control bus
s_axi_bready	AXI Lite control bus

s axi arvalid AXI Lite control bus s\_axi\_araddr AXI Lite control bus s\_axi\_arready AXI Lite control bus s\_axi\_arprot AXI Lite control bus s axi rvalid AXI Lite control bus s\_axi\_rready AXI Lite control bus s axi rresp AXI Lite control bus s\_axi\_rdata AXI Lite control bus adc\_dma\_irq fmcomms2-3 ADC irq dac\_dma\_irq fmcomms2-3 DAC irq delay\_clk fmcomms2-3 delay clock rx clk in p fmcomms2-3 receive clock in rx clk in n fmcomms2-3 receive clock in rx\_frame\_in\_p fmcomms2-3 receive frame rx\_frame\_in\_n fmcomms2-3 receive frame rx\_data\_in\_p fmcomms2-3 receive lvds data rx data in n fmcomms2-3 receive lvds data tx clk out p fmcomms2-3 transmit clock tx clk out n fmcomms2-3 transmit clock fmcomms2-3 transmit frame tx\_frame\_out\_p fmcomms2-3 transmit frame tx\_frame\_out\_n tx\_data\_out\_p fmcomms2-3 transmit lvds data tx data out n fmcomms2-3 transmit lvds data

enable fmcomms2-3 enable fmcomms2-3 txnrx select txnrx up\_enable fmcomms2-3 enable input up\_txnrx fmcomms2-3 txnrx select input tdd\_sync\_t fmcomms2-3 TDD sync i/o tdd\_sync\_i fmcomms2-3 TDD sync i/o tdd\_sync\_o fmcomms2-3 TDD sync i/o adc\_m\_dest\_axi\_awaddr fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awlen fmcomms2-3 ADC DMA fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awsize adc\_m\_dest\_axi\_awburst fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awprot fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awcache fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_awready fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wdata fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wstrb fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_wready fmcomms2-3 ADC DMA adc m dest axi wvalid fmcomms2-3 ADC DMA

adc\_m\_dest\_axi\_wlast fmcomms2-3 ADC DMA adc m dest axi bvalid fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bresp fmcomms2-3 ADC DMA adc\_m\_dest\_axi\_bready fmcomms2-3 ADC DMA dac\_m\_src\_axi\_arready fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arvalid fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_araddr dac\_m\_src\_axi\_arlen fmcomms2-3 DAC DMA dac m src axi arsize fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arburst fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arprot fmcomms2-3 DAC DMA dac\_m\_src\_axi\_arcache dac m src axi rdata fmcomms2-3 DAC DMA dac m src axi rready fmcomms2-3 DAC DMA fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rvalid dac\_m\_src\_axi\_rresp fmcomms2-3 DAC DMA dac\_m\_src\_axi\_rlast fmcomms2-3 DAC DMA

### **INSTANTIANTED MODULES**

# inst\_ad9361\_pl\_wrapper

```
ad9361_pl_wrapper #(

FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),

FPGA_FAMILY(FPGA_FAMILY),

SPEED_GRADE(SPEED_GRADE),

DEV_PACKAGE(DEV_PACKAGE),

ADC_INIT_DELAY(ADC_INIT_DELAY),

DAC_INIT_DELAY(DAC_INIT_DELAY),

DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),

DMA_AXI_PROTOCOL_TO_PS(0),

AXI_DMAC_ADC_ADDR(32'h9C400000),

AXI_DMAC_DAC_ADDR(32'h99020000)
) inst_ad9361_ADDR(32'h99020000)
) inst_ad9361_pl_wrapper ( .axi_aclk(axi_aclk), .axi_aresetn(axi_aresetn),
```

Module instance of ad9361\_pl\_wrapper for the fmcomms2-3 device.