

# ad9361\_pl\_wrapper.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2023/11/02

---

## INFORMATION

---

### Brief

---

AD9361 core and support core wrapper.

### License MIT

---

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## ad9361\_pl\_wrapper

---

```
module ad9361_pl_wrapper #(
    parameter
    FPGA_TECHNOLOGY
    =
    0,
    parameter
    FPGA_FAMILY
    =
    0,
    parameter
    SPEED_GRADE
```

```

    =
    0,
    parameter
    DEV_PACKAGE
    =
    0,
    parameter
    ADC_INIT_DELAY
    =
    23,
    parameter
    DAC_INIT_DELAY
    =
    0,
    parameter
    DELAY_REFCLK_FREQUENCY
    =
    200,
    parameter
    DMA_AXI_PROTOCOL_TO_PS
    =
    1,
    parameter
    AXI_DMAC_ADC_ADDR
    =
    32'h7C400000,
    parameter
    AXI_DMAC_DAC_ADDR
    =
    32'h7C420000,
    parameter
    AXI_AD9361_ADDR
    =
    32'h79020000
) ( input axi_aclk, input axi_aresetn, input s_axi_awvalid, input [31:0] s_axi_awaddr,

```

AD9361 core and support core wrapper.

## Parameters

<b>FPGA_TECHNOLOGY</b> parameter	Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.
<b>FPGA_FAMILY</b> parameter	Sub type of fpga, such as GX, SX, etc. 4 is for zynq.
<b>SPEED_GRADE</b> parameter	Number that corresponds to the ships recommended speed. 20 is for -2.
<b>DEV_PACKAGE</b> parameter	Specify a number that is equal to the manufactures package. 3 is for ff.
<b>DELAY_REFCLK_FREQUENCY</b> parameter	Reference clock frequency used for ad_data_in instances
<b>ADC_INIT_DELAY</b> parameter	Initial Delay for the ADC
<b>DAC_INIT_DELAY</b> parameter	Initial Delay for the DAC

## Ports

<b>axi_aclk</b>	AXI Lite control bus
<b>axi_aresetn</b>	AXI Lite control bus
<b>s_axi_awvalid</b>	AXI Lite control bus

<b>s_axi_awaddr</b>	AXI Lite control bus
<b>s_axi_awready</b>	AXI Lite control bus
<b>s_axi_awprot</b>	AXI Lite control bus
<b>s_axi_wvalid</b>	AXI Lite control bus
<b>s_axi_wdata</b>	AXI Lite control bus
<b>s_axi_wstrb</b>	AXI Lite control bus
<b>s_axi_wready</b>	AXI Lite control bus
<b>s_axi_bvalid</b>	AXI Lite control bus
<b>s_axi_bresp</b>	AXI Lite control bus
<b>s_axi_bready</b>	AXI Lite control bus
<b>s_axi_arvalid</b>	AXI Lite control bus
<b>s_axi_araddr</b>	AXI Lite control bus
<b>s_axi_arready</b>	AXI Lite control bus
<b>s_axi_arprot</b>	AXI Lite control bus
<b>s_axi_rvalid</b>	AXI Lite control bus
<b>s_axi_rready</b>	AXI Lite control bus
<b>s_axi_rresp</b>	AXI Lite control bus
<b>s_axi_rdata</b>	AXI Lite control bus
<b>adc_dma_irq</b>	fmcomms2-3 ADC irq
<b>dac_dma_irq</b>	fmcomms2-3 DAC irq
<b>delay_clk</b>	fmcomms2-3 delay clock
<b>rx_clk_in_p</b>	fmcomms2-3 receive clock in
<b>rx_clk_in_n</b>	fmcomms2-3 receive clock in
<b>rx_frame_in_p</b>	fmcomms2-3 receive frame
<b>rx_frame_in_n</b>	fmcomms2-3 receive frame
<b>rx_data_in_p</b>	fmcomms2-3 receive lvds data
<b>rx_data_in_n</b>	fmcomms2-3 receive lvds data
<b>tx_clk_out_p</b>	fmcomms2-3 transmit clock
<b>tx_clk_out_n</b>	fmcomms2-3 transmit clock
<b>tx_frame_out_p</b>	fmcomms2-3 transmit frame
<b>tx_frame_out_n</b>	fmcomms2-3 transmit frame
<b>tx_data_out_p</b>	fmcomms2-3 transmit lvds data
<b>tx_data_out_n</b>	fmcomms2-3 transmit lvds data
<b>enable</b>	fmcomms2-3 enable
<b>txnrx</b>	fmcomms2-3 txnrx select
<b>up_enable</b>	fmcomms2-3 enable input
<b>up_txnrx</b>	fmcomms2-3 txnrx select input
<b>tdd_sync_t</b>	fmcomms2-3 TDD sync i/o
<b>tdd_sync_i</b>	fmcomms2-3 TDD sync i/o
<b>tdd_sync_o</b>	fmcomms2-3 TDD sync i/o
<b>adc_m_dest_axi_awaddr</b>	fmcomms2-3 ADC DMA

<b>adc_m_dest_axi_awlen</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awsiz</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awburst</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awprot</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awcache</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awvalid</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_awready</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_wdata</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_wstrb</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_wready</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_wvalid</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_wlast</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_bvalid</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_bresp</b>	fmcomms2-3 ADC DMA
<b>adc_m_dest_axi_bready</b>	fmcomms2-3 ADC DMA
<b>dac_m_src_axi_arready</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arvalid</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_araddr</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arlen</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arsize</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arburst</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arprot</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_arcache</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_rdata</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_rready</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_rvalid</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_rresp</b>	fmcomms2-3 DAC DMA
<b>dac_m_src_axi_rlast</b>	fmcomms2-3 DAC DMA

## INSTANTIATED MODULES

### inst\_axi\_ad9361

```

axi_ad9361 #(
    ID(0),
    MODE_1R1T(0),
    FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),
    FPGA_FAMILY(FPGA_FAMILY),
    SPEED_GRADE(SPEED_GRADE),

```

```

DEV_PACKAGE(DEV_PACKAGE),
TDD_DISABLE(1),
PPS_RECEIVER_ENABLE(0),
CMOS_OR_LVDS_N(0),
ADC_INIT_DELAY(ADC_INIT_DELAY),
ADC_DATAPATH_DISABLE(0),
ADC_USERPORTS_DISABLE(0),
ADC_DATAFORMAT_DISABLE(0),
ADC_DCFILTER_DISABLE(0),
ADC_IQCORRECTION_DISABLE(0),
DAC_INIT_DELAY(DAC_INIT_DELAY),
DAC_CLK_EDGE_SEL(0),
DAC_IODELAY_ENABLE(0),
DAC_DATAPATH_DISABLE(0),
DAC_DDS_DISABLE(0),
DAC_DDS_TYPE(1),
DAC_DDS_CORDIC_DW(14),
DAC_DDS_CORDIC_PHASE_DW(13),
DAC_USERPORTS_DISABLE(0),
DAC_IQCORRECTION_DISABLE(0),
IO_DELAY_GROUP("dev_if_delay_group"),
MIMO_ENABLE(0),
USE_SSI_CLK(1),
DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),
RX_NODPA(0)
) inst_axi_ad9361 ( .rx_clk_in_p(rx_clk_in_p), .rx_clk_in_n(rx_clk_in_n), .t

```

Analog Devices ad9361 interface core

## inst\_adc\_axi\_dmac

```

axi_dmac #(
ID(0),
DMA_DATA_WIDTH_SRC(64),
DMA_DATA_WIDTH_DEST(64),

```

```

DMA_LENGTH_WIDTH(24),
DMA_2D_TRANSFER(0),
ASYNC_CLK_REQ_SRC(1),
ASYNC_CLK_SRC_DEST(1),
ASYNC_CLK_DEST_REQ(0),
AXI_SLICE_DEST(0),
AXI_SLICE_SRC(0),
SYNC_TRANSFER_START(1),
CYCLIC(0),
DMA_AXI_PROTOCOL_DEST(DMA_AXI_PROTOCOL_TO_PS),
DMA_AXI_PROTOCOL_SRC(1),
DMA_TYPE_DEST(0),
DMA_TYPE_SRC(1),
DMA_AXI_ADDR_WIDTH(32),
MAX_BYTES_PER_BURST(128),
FIFO_SIZE(8),
AXI_ID_WIDTH_SRC(6),
AXI_ID_WIDTH_DEST(6),
DMA_AXIS_ID_W(8),
DMA_AXIS_DEST_W(4),
DISABLE_DEBUG_REGISTERS(0),
ENABLE_DIAGNOSTICS_IF(0),
ALLOW_ASYM_MEM(1)
) inst_adc_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s

```

Analog Devices DMA for AD9361 ADC

## inst\_dac\_axi\_dmac

```

axi_dmac #(
ID(0),
DMA_DATA_WIDTH_SRC(64),
DMA_DATA_WIDTH_DEST(64),
DMA_LENGTH_WIDTH(24),
DMA_2D_TRANSFER(0),

```

```

ASYNC_CLK_REQ_SRC(0),
ASYNC_CLK_SRC_DEST(1),
ASYNC_CLK_DEST_REQ(1),
AXI_SLICE_DEST(0),
AXI_SLICE_SRC(0),
SYNC_TRANSFER_START(0),
CYCLIC(1),
DMA_AXI_PROTOCOL_DEST(1),
DMA_AXI_PROTOCOL_SRC(DMA_AXI_PROTOCOL_TO_PS),
DMA_TYPE_DEST(1),
DMA_TYPE_SRC(0),
DMA_AXI_ADDR_WIDTH(32),
MAX_BYTES_PER_BURST(128),
FIFO_SIZE(8),
AXI_ID_WIDTH_SRC(6),
AXI_ID_WIDTH_DEST(6),
DMA_AXIS_ID_W(8),
DMA_AXIS_DEST_W(4),
DISABLE_DEBUG_REGISTERS(0),
ENABLE_DIAGNOSTICS_IF(0),
ALLOW_ASYM_MEM(1)
) inst_dac_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s

```

Analog Devices DMA for AD9361 DAC

## inst\_adc\_cpack

```

util_cpack2_axis #(
    NUM_OF_CHANNELS(4),
    SAMPLES_PER_CHANNEL(1),
    SAMPLE_DATA_WIDTH(16)
) inst_adc_cpack ( .clk(d_clk), .reset(p_reset), .enable_0(fifo_adc_enable_0)

```

Analog Devices Utility to take ad9361 data and pack it to a AXIS bus for the ADC

## inst\_dac\_cpack

Analog Devices Utility to take ad9361 data and unpack from the AXIS bus to the DAC

## inst\_dac\_fifo

---

```
util_rfifo #(
    NUM_OF_CHANNELS(4),
    DIN_DATA_WIDTH(16),
    DOUT_DATA_WIDTH(16),
    DIN_ADDRESS_WIDTH(4)
) inst_dac_fifo ( .din_rstn(p_aresetn), .din_clk(d_clk), .din_enable_0(fifo
```

Analog Devices FIFO for AD9361 DAC BUS

## inst\_adc\_fifo

---

```
util_wfifo #(
    NUM_OF_CHANNELS(4),
    DIN_DATA_WIDTH(16),
    DOUT_DATA_WIDTH(16),
    DIN_ADDRESS_WIDTH(4)
) inst_adc_fifo ( .din_rst(ad_reset_o), .din_clk(l_clk), .din_enable_0(adc
```

Analog Devices FIFO for AD9361 ADC BUS

## inst\_clkdiv

---

```
util_clkdiv #(
    SIM_DEVICE(SIM_DEVICE)
) inst_clkdiv ( .clk(l_clk), .clk_sel(adc_r1_mode & dac_r1_mode), .clk_out(
```

Analog Devices Clock Divider with select

## isnt\_util\_tdd\_sync

---

```
util_tdd_sync #(
    TDD_SYNC_PERIOD(100000000)
) isnt_util_tdd_sync ( .clk(axi_aclk), .rstn(axi_aresetn), .sync_mode(tdd_s
```

Analog Devices tdd sync utility

## inst\_ad\_reset

---



```

ad_rst inst_ad_reset (
    rst_async(~axi_aresetn),
    clk(d_clk),
    rstn(p_aresetn),
    rst(p_reset)
)

```

Analog Devices reset sync

## inst\_axilxbar

---

```

axilxbar #(
    C_AXI_DATA_WIDTH(32),
    C_AXI_ADDR_WIDTH(32),
    NM(1),
    NS(3),
    SLAVE_ADDR({{AXI_DMAC_ADC_ADDR},{AXI_DMAC_DAC_ADDR},{AXI_AD9361_ADDR}}),
    SLAVE_MASK({{32'hFFFFFF00},{32'hFFFFFF00},{32'hFFFF0000}})
) inst_axilxbar ( .S_AXI_ACLK(axi_aclk), .S_AXI_ARESETN(axi_aresetn), .S_AXI

```

AXI Lite crossbar for ADC DMA, DAC DMA, and AD9361 control registers.