# **Arria 10 SoC FPGA Development Kit Board**

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Rev. History	44	Reset Circuit
2	Blank Page	45	I2C_MUX
3	Blank Page 1	46	PDN Diagram
4	Block Diagram	47	Power Sequence
5	Clock Block Diagram	48	BLANK
6	I2C BUS Block Diagram	49	MAINSwitch_12V_DC_12V
7	Arria10 XCVR_1C_1D	50	12Vto5V
8	Arria10XCVR1E_1F_1G	51	M12Vto3V3
9	Arria10XCVR1H_1I_1J	52	Blankpage
10	PCIe x8 Connector	53	3V3to2V5
11	10/100/1000 SGMII PHYA	54	3V3to1V8
12	10/100/1000 SGMII PHYB	55	A10switch_12V_3V3
13	SFP+ Port A	56	12Vto0V9
14	SFP+ Port B	57	Blankpage
15	DisplayPort (x4)	58	3V3to0V9
16	SD Transmit/Receive	59	3V3toHPS0V95
17	FMC Port A Con	60	3.3Vto1V0
18	FMC Port B Con	61	BLANK
19	Arria102K_2J_HPS_DDR3_DDR4	62	3V3toHILOHPSVDD
20	Arria102L_HPS_SHAREDIO	63	3V3toHILOVDD
21	Arria10_DedicatedIO_CONF	64	3V3toHILOVDDQ
22	10/100/1000 RGMII PHY	65	FMCSwitch 3V3
23	BOOTFLASH_TRACEDebug	66	3V3toFMCAVADJ
24	HPS HILO 40-bit	67	3V3toFMCBVADJ
25	USB Ports	68	2V5_1V8Switch
26	HPS UART PORT	69	3V3IOSwitch
27	Arria102A_2I_1V8IO	70	3V3_1V8Discharge Load
28	Arria103H_3G_FMCA_V57.1A	71	Currentmeasurement
29	Arria103F_3E_FMCA_V57.1B	72	DC3V3currentsensors
30	Arria103A_FMCB_IO	73	Power DAC_ADCcontroller
31	Arria103C_3D_HILO_IOA	74	Arria10_Power
32	Arria103B_HILO_IOB	75	Arria10_GROUND
33	DB9RS232	76	Core Power Decoupling
34	HILO 72-bit	77	IO Power Decoupling
35	5M2210 System Controller	78	Blank Page 1
36	MAXV_FPGA_IO	79	
37	USB Blaster II -1	80	
38	USB Blaster II -2	81	
39	PLL	82	
40	PLL (2)	83	
41	Clock Cleaner	84	
42	User IO	85	
43	Clock RES MUX	86	


		3	2 1	_
REV	DATE	PAGES	DESCRIPTION	
A1		All	INITIAL REVISION A RELEASE	1
A1.1		22	Change RGMII reference clock source, pull up to 1v8	_
		40	DP clock netname is changed	]
		42	LED resitors are changed to 100ohm	┚
		6,52,57	Change ED8101 I2C address to 0X0E and 0X10	┚
		55,68,69	Change DMP3098L to DMG2305UX,	╝
		28	Change netnames	┚
		45	Change Header to 0.1inch header	╝
		55	Add logic to turn off A10 power when MAXV need be reprogrammed.	╝
		55,68	Change PMOS to NMOS for reducing ON resistance	4
		56	ADD two LDOs for U31	4
		51	ADD Linear LDOs for U24	4
		19	HPS DM_alert bit postions are modified based on Quartus report	4
		38	Move Mictor trace JTAG into 1.8 Bank of Max2	4
		36	Connect 3V3 to BANK4	4
		05	Update Clock diagram	4
A2		21	Add 1K PULL UP resistors for MSEL[02], HPS,NPOR, HPSNRST ( only in SCH)	4
		25	Change R98 and R99 to 1K ohm	4
		22	Change R367 and R378 to 4.7K ohm	4
		74	Change R646 pull up voltage to I01V8, Change R674 to 100K ohm	4
		51	Need Install U74,Install D44, R156, DNI R157 Based on FB 282099	4
		45	Change LCD address to 0x28	4
		56	Install D43	4
		60	Update the sense RC netowrk values based on FB 261730, add +-15% voltage adjustable range	16
		59	Update the sense RC netowrk values based on FB 261730	4
		66	Update the sense RC netowrk values based on FB 261730	4
		64	Update the sense RC netowrk values based on FB 261730	ا ا
		63	Update the sense RC netowrk values based on FB 261730	4
		62	Update the sense RC netowrk values based on FB 261730	4
		54	Update the sense RC netowrk values based on FB 261730	4
		57	Change remote senseing point to FGPA pins	4
		60 57	Change R495 value from 240K to 226K for generating 1.03V output Change ED8101P01QI to ED8101P04QI for 0.95V output	4
		52	Change ED8101P01Q1 to ED8101P04Q1 for 0.95V output	$\dashv$
		51,52,56,57	Change R5258, R5243, R5045 & R5055 from 2K to 1.5K based on FB302118	$\dashv$
		22	Change Linear LDO from LTC3026 to LTC3026-1	-
В		11,12,20,36	MDIOMDICof EMAC1 and EMAC2 are mapped to IO PINS of MAXV_IO CPLD	+
		20,36	MOVE HPS LED2,3, HPS PB3 and HPS DIP3 to Share IO port	$\dashv$
		23,35	Move dedicate UART port to system MAXV	┨
		51	USE LTM4676A to generate 3.3V power	$\dashv$
		56	USE LTM4677 to generate 0.9V power	$\dashv$
		45	Change J28 to the Linear Header	$\dashv$
		58	Change R655 to 1M ohm 1% resistor for 0.9V output	$\dashv$
		16	R230, R237= DNI, R229, R236 =10K to enable hardware mode	$\dashv$
<b>-</b>		16	Uninstall R253,R238 and install R233 and R232	$\dashv$
		11,12, 22	Change pull up resistor R312,R306,R68,R62 to 1K	$\dashv$
c		11,12, 22	Change U23 to Production Silicon	٦
<del>                                     </del>		68	Change 623 to 1 reduction smean	$\dashv$
<del>                                     </del>		69	Change R393 to 49.9K ohm	┨
$\vdash$		1 00	Only 1000 to 40.01 Onlin	$\dashv$
-				$\dashv$





Alte	era Corporation,101 innovation Dr, San Jose, CA 95134	_
itle	Arria 10 SoC FPGA Development Kit Board	
	Copyright (c) 2014, Altera Corporation. All Rights Reserved.	
ize	Document Number	₹


150-0321308 (6XX-44382R)


Thursday, March 31, 2016 Sheet 1 of













## FMCB (PCIE END-POINT) XCVRs & 2 x SFP + XCVRs







Application	Channel (Bank, number)
PCIE EP	(1C,4);(1C,5);(1D,0);(1D,1); (1D,2);(1D,3);(1D,4);(1D,5)
FMC B Slot DP Transceiver [0:9]	(1C,2);(1C,3);(1C,4);(1C,5); (1D,0);(1D,1);(1D,2);(1D,3); (1D,4);(1D,5);
SFP+ 0 and 1	(1C,0);(1C,1)



Alte	Altera Corporation,101 innovation Dr, San Jose, CA 95134						
Title	Arria 10 SoC FPGA [	Developm	ent k	Kit Bo	oard		
	Copyright (c) 2014, Altera Corporation. All Rights Reserved.						
Size	Document Number					Rev	
В	150-0321308	(6XX-4	4382	2R)		С	
Date:	Thursday, March 31, 2016	Sheet	7	of	78		

### PCIE RC XCVRs & 2X SGMII XCVRs & FMCB XCVRs





	U23D
40 REFCLK1_FMCB_P 40 REFCLK1_FMCB_N	U29 REFCLK_GXBL1G_CHTP REFCLK_GXBL1G_CHTN
43 FBD15C2MN 43 FBD15C2MP 43 FBD15M2CN 43 FBD15M2CP	P38 P39 GXBL1G_TX_CH5N GXBL1G_TX_CH5P GXBL1G_RX_CH5N, GXBL1G_REFCLK5N GXBL1G_RX_CH5P, GXBL1G_REFCLK5P
18 FBD14C2MN 18 FBD14C2MP 18 FBD14M2CN 18 FBD14M2CP	R36 R37 GXBL1G_TX_CH4N GXBL1G_TX_CH4P GXBL1G_RX_CH4P, GXBL1G_REFCLK4N GXBL1G_RX_CH4P, GXBL1G_REFCLK4P
18 FBD13C2MN 18 FBD13C2MP 18 FBD13M2CN 18 FBD13M2CP	T38 T39 GXBL1G_TX_CH3N GXBL1G_TX_CH3P GXBL1G_RX_CH3P, GXBL1G_REFCLK3N GXBL1G_RX_CH3P, GXBL1G_REFCLK3P
43 FBD12C2MN 43 FBD12C2MP 18 FBD12M2CN 18 FBD12M2CP	U36 U37 V34 GXBL1G_TX_CH2N GXBL1G_TX_CH2P GXBL1G_RX_CH2N, GXBL1G_REFCLK2N GXBL1G_RX_CH2P, GXBL1G_REFCLK2P
	V38 V39 W32 GXBL1G_TX_CH1N GXBL1G_TX_CH1P GXBL1G_RX_CH1N, GXBL1G_REFCLK1N GXBL1G_RX_CH1P, GXBL1G_REFCLK1P
	W36 W37 Y30 SXBL1G_TX_CHON GXBL1G_TX_CHOP GXBL1G_RX_CHON, GXBL1G_REFCLKON GXBL1G_RX_CHOP, GXBL1G_REFCLKOP
	W29 W28 REFCLK_GXBL1G_CHBP REFCLK_GXBL1G_CHBN
	Tranceiver 1G BanK
	A10SOC_1517

Application	Channel (Bank, number)
PCIE RC	(1E,4);(1E,5);(1F,0);(1F,1); (1F,2);(1F,3);(1F,4);(1F,5)
FMC B Slot DP Transceiver [10:15]	(1G,0);(1G,1);(1G,2);(1G,3); (1G,4);(1G,5);
SGMII A and B	(1E,0);(1E,1)





Alt	Altera Corporation,101 innovation Dr, San Jose, CA 95134				
tle	Arria 10 SoC FPGA I	Development Kit Boa	rd		
	Copyright (c) 2014, Altera Corpor	ation. All Rights Reserved.			
ze	Document Number		Rev		
В	150-0321308	(6XX-44382R)	C		


of 78


Thursday, March 31, 2016 Sheet


### DP & SDI & FMCA XCVRs & SMA XCVR



























### **HPS HILO DDR3/DDR4 IOs**







All HPS memory IO pin assignment must be same as Quartus'





Alt	Altera Corporation,101 innovation Dr, San Jose, CA 95134							
Title	Arria 10 SoC FPGA	Development Kit Boa	ard					
	Copyright (c) 2014, Altera Corpora	ation. All Rights Reserved.						
Size	Document Number		Rev					
В	150-0321308	(6XX-44382R)	C					
Date:	Thursday, March 31, 2016	Sheet 19 of	78					
	0	1	•					


#### **HPS Shared IOs** IO, DQ0L, GPIO0\_IO0,NAND\_ADQ0,UART0\_CTS\_N,USB0\_CLK,SDMMC\_DATA0,SPIM0\_SS1\_N,SPIS0\_CLK IO, DQ0L, GPIO0\_IO1,NAND\_ADQ1,UART0\_RTS\_N,USB0\_STP,SDMMC\_CMD,SPIM1\_SS1\_N,SPIS0\_MOSI IO, DQ0L, GPIO0\_IO2,NAND\_WE\_N,UART0\_TX,USB0\_DIR,SDMMC\_CCLK,SPIS0\_SS0\_N,I2C1\_SDA IO, DQ0L, GPIO0\_IO3,NAND\_RE\_N,UART0\_RX,USB0\_DATA0,SDMMC\_DATA1,SPIS0\_MISO,I2C1\_SCL IO, DQ0L, GPIO0\_IO4,NAND\_WP\_N,UART1\_CTS\_N,QSPI\_SS2,USB0\_DATA1,SDMMC\_DATA2,SPIM0\_CLK,I2C0\_SDA IO, DQ0L, GPIO0\_IO5,NAND\_ADQ2,UART1\_RTS\_N,QSPI\_SS3,USB0\_NXT,SDMMC\_DATA3,SPIM0\_MOSI,I2C0\_SCL IO, DQSN0L, GPIO0\_IO6,NAND\_ADQ3,UART1\_TX,USB0\_DATA2,SDMMC\_DATA4,SPIM0\_MISO,EMAC2\_MDC,I2C\_EMAC2\_SDA 25 USB\_CLK 25 USB\_STP 25 USB\_DIR 25 USB DATA0 25 USB DATA1 25 USB NXT 25 USB\_DATA2 25 USB DATA3 IO, DQS0L, GPI00\_IO7,NAND\_CLE,UART1\_RX,USB0\_DATA3,SDMMC\_DATA5,SPIM0\_SS0\_N,EMAC2\_MDC,I2C\_EMAC2\_SCL IO, DQOL, GPIOO\_IO8,NAND\_ADQ4,USB0\_DATA4,SDMMC\_DATA6,SPIM1\_CLK,SPIS1\_CLK,EMAC1\_MDIO,I2C\_EMAC1\_SDA IO, DQ0L, GPIOO\_IO9,NAND\_ADQ5,USB0\_DATA5,SDMMC\_DATA7,SPIM1\_MOSI,SPIS1\_MOSI,EMAC1\_MDC,I2C\_EMAC1\_SCL IO, DQ0L, GPIO0\_IO10,NAND\_ADQ6,USB0\_DATA6,SPIM1\_MISO,SPIS1\_SS0\_N,EMAC0\_MDIO,I2C\_EMAC0\_SDA 25 USB\_DATA4 25 USB DATA5 25 USB DATA6 25 USB\_DATA7 IO, DQ0L, GPIO0\_IO11,NAND\_ADQ7,USB0\_DATA7,SPIM1\_SS0\_N,SPIS1\_MISO,EMAC0\_MDC,I2C\_EMAC0\_SCL 22 ENET\_HPS\_GTX\_CLK H19 IO, DQ1L, GPIO0\_IO12,NAND\_ALE,USB1\_CLK,EMAC0\_TX\_CLK 22 ENET\_HPS\_TX\_EN IO, DQ1L, GPIO0\_IO13,NAND\_RB,USB1\_STP,EMAC0\_TX\_CTL 22 ENET\_HPS\_RX\_CLK 22 ENET\_HPS\_RX\_DV IO, DQ1L, GPIO0\_IO14,NAND\_CE\_N,USB1\_DIR,EMAC0\_RX\_CLK IO, DQ1L, GPIO0\_IO15,USB1\_DATA0,EMAC0\_RX\_CTL ENET\_HPS\_TXD0 IO, DQ1L, GPIO0\_IO16,NAND\_ADQ8,USB1\_DATA1,EMAC0\_TXD0 22 ENET\_HPS\_TXD1 IO, DQ1L, GPIO0\_IO17,NAND\_ADQ9,USB1\_NXT,EMAC0\_TXD1 22 ENET\_HPS\_RXD0 22 ENET\_HPS\_RXD1 IO, PLL\_2L\_CLKOUT1N, DQSN1L, GPIO0\_IO18,NAND\_ADQ10,USB1\_DATA2,EMAC0\_RXD0 IO, PLL\_2L\_CLKOUT1P, PLL\_2L\_CLKOUT1, PLL\_2L\_FB1, DQS1L, GPIO0\_IO19,NAND\_ADQ11,USB1\_DATA3,EMAC0\_RXD1,SPIM1\_SS1\_N 22 ENET\_HPS\_TXD2 IO, DQ1L, GPIO0 IO20,NAND ADQ12,UARTO CTS N.USB1 DATA4,EMAC0 TXD2,SPIM1 CLK,SPIS0 CLK,I2C1 SDA 22 ENET\_HPS\_TXD3 IO, RZQ\_2L, DQ1L, GPIO0\_IO21,NAND\_ADQ13,UART0\_RTS\_N,USB1\_DATA5,EMAC0\_TXD3,SPIM1\_MOSI,SPIS0\_MOSI,I2C1\_SCL 22 ENET\_HPS\_RXD2 22 ENET\_HPS\_RXD3 IO, CLK 2L 1N, DQ1L, GPIO0 IO22, NAND ADQ14, UARTO TX, USB1 DATA6, EMACO RXD2, SPIM1 MISO, SPIS0 SS0 N, I2C0 SDA IO, CLK\_2L\_1P, DQ1L, GPIO0\_IO23,NAND\_ADQ15,UART0\_RX,USB1\_DATA7,EMAC0\_RXD3,SPIM1\_SS0\_N,SPIS0\_MISO,I2C0\_SCL SPIM1\_CLK< IO. CLK 2L ON. DQ2L GPIO1 IO0.NAND ADQ0.UARTO CTS N.EMAC1 TX CLK.SPIM1 CLK SPIM1\_MOSt IO, CLK 2L 0P, DQ2L, GPIO1 IO1, NAND ADQ1, UARTO RTS N.EMAC1 TX CTL, SPIM1 MOSI SPIM1\_MISO IO, DQ2L, GPIO1 IO2, NAND WE N, UARTO TX, EMAC1 RX CLK, SPIM1 MISO, I2CO SDA 35 SPIM1\_SS0\_N IO, DQ2L, GPIO1\_IO3,NAND\_RE\_N,UART0\_RX,EMAC1\_RX\_CTL,SPIM1\_SS0\_N,I2C0\_SCL IO, PLL\_2L\_CLKOUTON, DQ2L, GPIO1\_IO4,NAND\_WP\_N,UART1\_CTS\_N,EMAC1\_TXD0,SPIM1\_SS1\_N,SPIS1\_CLK IO, PLL\_2L\_CLKOUTOP, PLL\_2L\_CLKOUTO, PLL\_2L\_FB0, DQ2L, GPIO1\_IO5,NAND\_ADQ2,UART1\_RTS\_N,EMAC1\_TXD1,SPIS1\_MOSI IO, DQSN2L, GPIO1\_IO6,NAND\_ADQ3,UART1\_TX,EMAC1\_RXD0,SPIS1\_SS0\_N,I2C1\_SDA IO, DQS2L, GPIO1\_IO7,NAND\_CLE,UART1\_RX,EMAC1\_RXD1,SPIS1\_MISO,I2C1\_SCL IO, DQ2L, GPIO1\_IO8,NAND\_ADQ4,EMAC1\_TXD2,SPIS0\_CLK,EMAC2\_MDIO,I2C\_EMAC2\_SDA IO, DQ2L, GPIO1\_IO9,NAND\_ADQ5,EMAC1\_TXD3,SPIS0\_MOSI,EMAC2\_MDC,I2C\_EMAC0\_SDA IO, DQ2L, GPIO1\_IO10,NAND\_ADQ6,EMAC1\_RXD2,SPIS0\_SS0\_N,EMAC0\_MDIO,I2C\_EMAC0\_SDA IO, DQ2L, GPIO1\_IO11,NAND\_ADQ7,EMAC1\_RXD3,SPIS0\_MISO,EMAC0\_MDC,I2C\_EMAC0\_SCL IO, DQ3L, GPIO1\_IO12,NAND\_ALE,EMAC2\_TX\_CLK,SDMMC\_DATA0,I2C1\_SDA IO, DQ3L, GPIO1\_IO13,NAND\_RB,EMAC2\_TX\_CLK,SDMMC\_DATA0,I2C1\_SCL IO, DQ3L, GPIO1\_IO15,NAND\_CE\_N,UART1\_TX,EMAC2\_RX\_CLK,SDMMC\_DATA1 IO, DQ3L, GPIO1\_IO15,UART1\_RX,TRACE\_CLK,EMAC2\_RX\_CLK,SDMMC\_DATA1 IO, DQ3L, GPIO1\_IO16,NAND\_ADQ8,UART1\_CTS\_N,QSPI\_SS2,EMAC2\_TXD0,SDMMC\_DATA2 IO, DQ2L, GPIO1\_IO3,NAND\_RE\_N,UART0\_RX,EMAC1\_RX\_CTL,SPIM1\_SS0\_N,I2C0\_SCL 35 SPIM1 SS1 N 35 A10SH\_GPIO0 35 HPSUARTA\_TX 35 HPSUARTA RX 42 USER\_PB\_HPS3 42 USER\_DIPSW\_HPS3 22 ENET HPS MDIO 22 ENET\_HPS\_MDC 35 A10SH GPIO1 R661 TRACE\_CIK 23 IO, DQ3L, GPIO1\_IO16,NAND\_ADQ8,UART1\_CTS\_N,QSPI\_SS2,EMAC2\_TXD0,SDMMC\_DATA2 IO, DQ3L, GPIO1\_IO17,NAND\_ADQ9,UART1\_RTS\_N,QSPI\_SS3,EMAC2\_TXD1,SDMMC\_DATA3,SPIM0\_SS1\_N 35 A10SH GPIO2 35 A10SH\_GPIO3 IO, DQSN3L, GPIO1\_IO18,NAND\_ADQ10,EMAC2\_RXD0,SDMMC\_DATA4,SPIM0\_MISO,EMAC1\_MDIO,12C\_EMAC1\_SDA IO, DQSN3L, GPIO1\_IO19,NAND\_ADQ11,TRACE\_CLK,EMAC2\_RXD1,SDMMC\_DATA5,SPIM0\_SS0\_N,EMAC1\_MDC,12C\_EMAC1\_SCL IO, DQS1L, GPIO1\_IO20,NAND\_ADQ11,TRACE\_D0,EMAC2\_TXD2,SDMMC\_DATA6,SPIM0\_CLK,SPIS1\_CLK,12C\_EMAC2\_SDA IO, DQ3L, GPIO1\_IO21,NAND\_ADQ13,TRACE\_D1,EMAC2\_TXD3,SDMMC\_DATA7,SPIM0\_MOSI,SPIS1\_MOSI,I2C\_EMAC2\_SCL 42 USER DIPSW HPS2 42 USER\_LED\_HPS3 < 23 TRACE\_D0 TRACE D1 23 23 TRACE\_D2 IO, DQ3L, GPIO1\_IO22,NAND\_ADQ14,TRACE\_D2,EMAC2\_RXD2,SPIM0\_MISO,SPIS1\_SS0\_N,EMAC0\_MDIO,I2C\_EMAC0\_SDA 23 TRACE\_D3 IO, DQ3L, GPIO1 IO23, NAND ADQ15, TRACE D3, EMAC2 RXD3, SPIM0 SS0 N, SPIS1 MISO, EMAC0 MDC, I2C EMAC0 SCL IO BANK 2L, 3V0,2V5,1V8 **BANK** IO\_1V8 36,37,68 R501 R500 A10SOC\_1517 4.7K 4.7K HOSTPROCESSOR I2C IO\_3V3 69 U55 A10\_2L\_SDA 35,45 B0 A0 A10\_2L\_SCL 35,45 Α1 OE A10I2CEN 35 VCCB **VCCA** GND FXMA2102UMX C437 C436 0.1uF 1.00k R4077 Altera Corporation.101 innovation Dr. San Jose, CA 95134 Arria 10 SoC FPGA Development Kit Board Copyright (c) 2014, Altera Corporation. All Rights Reserved. Document Number В 150-0321308 (6XX-44382R) Thursday, March 31, 2016 Sheet 20 of
































A10SOC\_1517




Altera Corporation,101 innovation Dr, San Jose, CA 95134


Title Arria 10 SoC FPGA Development Kit Board


Copyright (c) 2014, Altera Corporation. All Rights Reserved.


Size Document Number
B 150-0321308 (6XX-44382R)


Date: Thursday, March 31, 2016 Sheet 32 of 78




































## A10 SOC DEV KIT PDN Diagram Slew rate < 3V/ms PCIE\_12V MAXV FMCA\_12V Power Squencer Slew rate < 3V/ms FMCB\_12V 12V Power\_Adapter Input LTM4676 LTM4677 10V Slew rate < 1V/ms 2A 26A 36A threshold PCIE\_3V3 PD2.5V PC1.8V 3A 12A 8A Slew rate < 1V/ms EN6337QI EN6360Q1 EN63A0Q LT\_3V3 FMB 3V3 FMCA\_3V3 HILO\_VDD 00/9 FMB\_3V3 FMA\_3V3 1V8 A10\_main\_ IO\_2V5 1V8 3.3V\_IO 10\_3V3 Dicharg -A10\_Main\_3V3-PN0.95V FMCA Vadj FMCB Vadj HILO VDDQ VDD 12A **3A** 8A 8A 8A 8A Slew rate < 1V/ms 8A EN6337QI N6360QI EN6360QI EN6360Q) EN6360Q1 EN6360QI PLL1V8 Discharge HILOHPS\_VDD 0V95 0V9/0V95 **PMCBVADJ** HILO VDDQ EMCAVADI VCCT\_GXBL Altera Corporation,101 innovation Dr, San Jose, CA 95134 Arria 10 SoC FPGA Development Kit Board Copyright (c) 2014, Altera Corporation. All Rights Reserved. Document Number 150-0321308 (6XX-44382R) Tuesday, May 24, 2016

## **A10 SOC Power Sequence**

Figure 1: Power-Up Sequence for Arria 10 Devices



1. If the VCC voltage level is different from VCCT\_GXB, VCCR\_GXB, and orVCCRAM, then ramp VCC first followed by VCCT\_GXB, VCCR\_GXB, and VCCRAM (In any order) within group 1 2. All Power rails must ramp completely to full rail voltage within the Tramp (0.2ms to 4ms) 3.VCCBAT (1.2-1.8V) can be powered up/down at any time and is not shown in the power sequence 4.The Power down sequence is the reverse of the power up sequence



Alt	era Corporation,101 innovation Dr, San Jose, CA 95134
Title	Arria 10 SoC FPGA Development Kit Board
	Copyright (c) 2014, Altera Corporation. All Rights Reserved.
Size	Document Number

Size Document Number B 150-0321308 (6XX-44382R)

Date: Thursday, March 31, 2016 Sheet 47 of 78

