system_pl_wrapper.v

AUTHORS

JAY CONVERTINO

DATES

2023/11/02

INFORMATION

Brief

System wrapper for pl only for zcu102 board.

License MIT

Copyright 2023 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

system_pl_wrapper

```
module system_pl_wrapper #(
parameter
FPGA_TECHNOLOGY
=
0,
parameter
FPGA_FAMILY
=
0,
parameter
SPEED_GRADE
```

System wrapper for pl only for zcu102 board.

Parameters

FPGA TECHNOLOGY Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.

Initial Delay for the ADC

parameter

FPGA_FAMILY Sub type of fpga, such as GX, SX, etc. 4 is for zynq.

parameter

SPEED_GRADE Number that corresponds to the ships recommended

parameter speed. 10 is for -1.

DEV_PACKAGE Specify a number that is equal to the manufactures

parameter package. 14 is for cl.

DELAY_REFCLK_FREQUENCY

parameter

Reference clock frequency used for ad_data_in instances

ADC_INIT_DELAY

parameter

DAC_INIT_DELAY Initial Delay for the DAC

oarameter

Ports

axi_aclk	AXI Lite control bus
axi_aresetn	AXI Lite control bus
s_axi_awvalid	AXI Lite control bus
s_axi_awaddr	AXI Lite control bus
s_axi_awready	AXI Lite control bus
s_axi_awprot	AXI Lite control bus
s_axi_wvalid	AXI Lite control bus
s_axi_wdata	AXI Lite control bus
s_axi_wstrb	AXI Lite control bus
s_axi_wready	AXI Lite control bus
s_axi_bvalid	AXI Lite control bus
s_axi_bresp	AXI Lite control bus
s_axi_bready	AXI Lite control bus

s axi arvalid AXI Lite control bus s_axi_araddr AXI Lite control bus s_axi_arready AXI Lite control bus s_axi_arprot AXI Lite control bus s_axi_rvalid AXI Lite control bus s_axi_rready AXI Lite control bus s axi rresp AXI Lite control bus s axi rdata AXI Lite control bus adc_dma_irq fmcomms5 ADC ira dac_dma_irq fmcomms5 DAC irq delay_clk fmcomms5 delay clock

fmcomms5 0 rx clk rx clk in 0 p rx_clk_in_0_n fmcomms5 0 rx clk rx frame in 0 p fmcomms5 0 rx frame rx_frame_in_0_n fmcomms5 0 rx frame rx_data_in_0_p fmcomms5 0 rx data fmcomms5 0 rx data rx_data_in_0_n tx clk out 0 p fmcomms5 0 tx clk tx_clk_out_0_n fmcomms5 0 tx clk tx_frame_out_0_p fmcomms5 0 tx frame fmcomms5 0 tx frame tx_frame_out_0_n fmcomms5 0 tx data tx_data_out_0_p tx_data_out_0_n fmcomms5 0 tx data txnrx_0 fmcomms5 0 txnrx enable 0 fmcomms5 0 enable up_enable_0 fmcomms5 0 enable input up_txnrx_0 fmcomms5 0 txnrx select input

tdd_sync_0_t

tdd_sync_0_i tdd_sync_0_o

fmcomms5 1 rx clk rx clk in 1 p rx_clk_in_1_n fmcomms5 1 rx clk rx_frame_in_1_p fmcomms5 1 rx frame rx_frame_in_1_n fmcomms5 1 rx frame rx data in 1 p fmcomms5 1 rx data fmcomms5 1 rx data rx_data_in_1_n tx clk out 1 p fmcomms5 1 tx clk tx_clk_out_1_n fmcomms5 1 tx clk tx_frame_out_1_p fmcomms5 1 tx frame fmcomms5 1 tx frame tx_frame_out_1_n fmcomms5 1 tx data tx_data_out_1_p

fmcomms5 0 TDD sync i/o fmcomms5 0 TDD sync i/o

fmcomms5 0 TDD sync i/o

tx_data_out_1_n fmcomms5 1 tx data txnrx_1 fmcomms5 1 txnrx enable 1 fmcomms5 1 enable up_enable_1 fmcomms5 1 enable input up_txnrx_1 fmcomms5 1 txnrx select input tdd_sync_1_t fmcomms5 1 TDD sync i/o tdd_sync_1_i fmcomms5 1 TDD sync i/o tdd sync 1 o fmcomms5 1 TDD sync i/o m axi aclk DMA Clock adc_m_dest_axi_awaddr fmcomms5 ADC DMA fmcomms5 ADC DMA adc_m_dest_axi_awlen adc_m_dest_axi_awsize fmcomms5 ADC DMA adc m dest axi awburst fmcomms5 ADC DMA adc m dest axi awprot fmcomms5 ADC DMA adc m dest axi awcache fmcomms5 ADC DMA adc_m_dest_axi_awvalid fmcomms5 ADC DMA adc m dest axi awready fmcomms5 ADC DMA adc_m_dest_axi_wdata fmcomms5 ADC DMA adc_m_dest_axi_wstrb fmcomms5 ADC DMA adc_m_dest_axi_wready fmcomms5 ADC DMA adc m dest axi wvalid fmcomms5 ADC DMA adc_m_dest_axi_wlast fmcomms5 ADC DMA adc_m_dest_axi_bvalid fmcomms5 ADC DMA adc_m_dest_axi_bresp fmcomms5 ADC DMA adc_m_dest_axi_bready fmcomms5 ADC DMA dac_m_src_axi_arready fmcomms5 DAC DMA dac_m_src_axi_arvalid fmcomms5 DAC DMA dac m src axi araddr fmcomms5 DAC DMA dac_m_src_axi_arlen fmcomms5 DAC DMA fmcomms5 DAC DMA dac_m_src_axi_arsize dac_m_src_axi_arburst fmcomms5 DAC DMA dac m src axi arprot fmcomms5 DAC DMA dac_m_src_axi_arcache fmcomms5 DAC DMA dac_m_src_axi_rdata fmcomms5 DAC DMA dac_m_src_axi_rready fmcomms5 DAC DMA fmcomms5 DAC DMA dac_m_src_axi_rvalid fmcomms5 DAC DMA dac_m_src_axi_rresp dac m src axi rlast fmcomms5 DAC DMA

INSTANTIANTED MODULES

inst_dma_rstgen

```
dma_rstgen inst_dma_rstgen (
    slowest_sync_clk(m_axi_aclk),
    ext_reset_in(axi_aresetn),
    aux_reset_in(1'b1),
    mb_debug_sys_rst(1'b0),
    dcm_locked(1'b1),
    mb_reset(),
    bus_struct_reset(),
    peripheral_reset(),
    interconnect_aresetn(),
    peripheral_aresetn(m_axi_aresetn)
    )
```

Generate a new DMA reset based on delay clock.