

# Fast Interrupts

Krste Asanovic, UC Berkeley / SiFive Inc. (Chair) Kevin Chen, Andes (Vice-Chair)

8<sup>th</sup> RISC-V Workshop Barcelona Supercomputer Center, Barcelona, Spain May 9, 2018



#### **RISC-V for Embedded**

- Embedded is one of major uses for RISC-V
- Many different kinds of embedded system:
  - single microcontroller with 1KiB SRAM and simple I/O
  - 32 cores of dual-issue superscalar with L1/L2 caches, PCIe
  - 1024 cores with scratchpads, local I/O per core
- Desire for faster interrupt handling with support for nested preempted interrupts
- Task Group started XXXX
- Early days, only a few meetings so far please join!




#### **Summary of Current RISC-V Interrupts**

- Local Interrupts
  - Directly connected to one hart
  - No arbitration between harts to service
  - Determine source directly through xcause CSR
  - Only two standard local interrupts (software, timer)

- Global (External) Interrupts
  - Routed via Platform-Level Interrupt Controller (PLIC)
  - PLIC arbitrates between multiple harts claiming interrupt
  - Read of memory-mapped register returns source




#### **Current RISC-V Interrupt Overview**





#### Machine Interrupt Pending (mip) CSR


(Add custom local interrupts here, bits 16 and up)



- mip reflects pending status of interrupts for hart
- Separate interrupts for each supported privilege level (M/S/U)
- User-level interrupt handling ("N") optional feature when U-mode present (discussed later)




### Machine Interrupt Enable (mie) CSR



- mie mirrors layout of mip
- provides per-interrupt enables



## **Interrupts in mstatus**



- Only take a pending interrupt for privilege mode x if
   xIE=1 and running in mode x or greater
- Interrupts always disabled for privileges less than current level



#### Interrupt reported in mcause CSR

MXLEN-1	MXLEN-2
Interrupt	Exception Code (WLRL)
1	MXLEN-1

- High bit of mcause is 1
- Exception code gives interrupt cause
- Might have to interrogate PLIC also, if external interrupt



#### Machine trap-vector base (mtvec) CSR

MXLEN-1	2 1	0
BASE[MXLEN-1:2] (WARL)	MODE (	(WARL)
MXLEN-2	2	}

Value	Name	Description
0	Direct	All exceptions set pc to BASE.
1	Vectored	Asynchronous interrupts set pc to BASE+4×cause.
$\geq 2$	_	Reserved

Table 3.5: Encoding of mtvec MODE field.

- Two modes:
- Direct- all exceptions and interrupts jump to base
- Vectored exceptions to base, interrupts vectored



### **Vectored Interrupts (mtvec mode=1)**

Interrupt	Exception Code	Description	- Evention
1	0	User software interrupt	<ul><li>Exception</li></ul>
1	1	Supervisor software interrupt	BASE
1	2	Reserved	DAJL
1	3	Machine software interrupt	Interrupts
1	4	User timer interrupt	- interrupts
1	5	Supervisor timer interrupt	BASE+Exc
1	6	Reserved	DASLTLAC
1	7	Machine timer interrupt	
1	8	User external interrupt	
1	9	Supervisor external interrupt	Interrupts
1	10	Reserved	- interrupt.
1	11	Machine external interrupt	entry to h
1	≥12	Reserved	Cittiy to i
12-15	mstat		

- ns jump to:
- s jump to: cCode\*4


s disabled at handler, i.e., mstatus.mie=0

TO LESELVER

16+ for custom local interrupts



## Saving/Restoring Interrupted Context



- mepc holds PC of interrupted instruction
- mstatus.mpp[1:0] in mstatus holds privilege mode of interrupted instruction
- mstatus.mpie holds interrupt enable of interrupted instruction
- Restored at end of handler by an mret



#### **Problems with Current Interrupts**

- Only hardware preemption is via privileged modes
  - Each privilege mode has independent hardware xepc and xpp/xie to save interrupted context
- Fixed priority for local interrupts, but fast vectoring
- Vector table holds jump instructions, can only jump +/- 1MiB.
  - Need free register to jump further, more instructions/vector entry
- PLIC has variable priority, but no vectoring
- PLIC need two memory accesses to claim/complete
- Unix ABI requires many registers to be saved/restored



### **Input from Multiple Proposals**

- Andes enhanced PLIC
  - adds stacked preemptive servicing and vectoring to PLIC
- Syntacore
  - Restructure existing \*IP/\*IDELEG to provide faster interrupts on one core reusing existing local interrupt vectoring scheme, preemption via privilege mode
- Seagate
  - Add PLIC-based vectoring
- Liviu lonescu
  - Multiple interrupt levels, vector table holds C-function addresses, hardware stacking with new embedded ABI
- SiFive
  - Multiple nested levels/priv mode, plus accelerated software save/restore



#### **Interrupt Handler Interfaces**

- Regular C function:
  - Interrupt hardware or software trampoline has to save/restore all caller-save registers
- Inline handler:
  - Use gcc interrupt attribute to convert function to always callee-save every register (save as you go).
- Opinion: Both are needed. C provides convenient interface, but even with hardware support adds unnecessary overhead for short handlers.



#### **Inline interrupt Example**

```
void attribute ((interrupt))
                                           foo2:
foo2 (void)
                                                addi sp, sp, -FRAMESIZE # Create a frame on stack.
                                                sw s0, offset(sp)
                                                                    # Save working register.
extern volatile int INTERRUPT FLAG;
                                                sw x0, INTERRUPT FLAG, s0 # Clear interrupt flag.
                                                sw s1, offset(sp)
                                                                     # Save working register.
INTERRUPT FLAG = 0;
                                                la s0, COUNTER
                                                                       # Get counter address.
extern volatile int COUNTER;
                                                li s1, 1
#ifdef __riscv_atomic
                                                amoadd.w x0, (s0), s1 # Increment counter in memory
                                                lw s1, offset(sp)
  atomic fetch add (&COUNTER, 1,
                                                                      # Restore registers.
ATOMIC RELAXED);
                                                Iw s0, offset(sp)
#else
                                                addi sp, sp, FRAMESIZE
                                                                           # Free stack frame.
COUNTER++:
                                                mret
#endif
```



#### Unix C ABI has high context switch cost

```
The current RISC-V ABI requires (ignoring floating-point registers):
  addi sp, sp, -FRAMESIZE
  sw ra, x(sp) # 1 return address
  sw t0-t6, x(sp) # 7 temporaries
  sw a0-a7, x(sp) # 8 arguments
  jal c handler
  Iw a0-a7, x(sp) # 8 arguments
  lw t0-t6, x(sp) # 7 temporaries
  Iw ra, x(sp) # 1 return address
  addi sp, sp, FRAMESIZE
  mret
```

or 36 instructions for each interrupt vector. Not including floating-point. Putting save/restore in hardware won't help much, need new ABI.



#### **Vectoring Options**

- Current PC jump constrains range
- Put function pointers in table (Seagate, Andes, Liviu)
  - Hardware has to fetch pointer and jump to it
- Add new +/- 2GiB offset instruction only visible in new interrupt ISA mode (SiFive)
  - Looks like single regular instruction to pipeline
  - Entry contains xxxxxxxxxxxxxx011, 32-bit instruction with new PC relative addressing mode
- Want vectoring for hardware save/restore or inline ISRs, but no vectoring for software trampoline



### Interrupt Mode, Level, Priority

- Each interrupt is configured with:
  - Privilege mode: M/S/U where supported
  - Interrupt level: 1-N, N is number of preemption levels
  - Priority: is priority within a single preemption level (doesn't preempt but serviced in priority order)
- Various schemes to allow fixed number of bits to be allocated dynamically among these fields
- Single max reduction in interrupt controller picks highest privilege/level/priority to service next



#### **Managing Preempted Context state**

- Push/pop mepc/mpp/mil/mie to memory stack using hardware or software
  - Now need to remember previous interrupt level, mil, also
- Add additional mepc/mpp/mil/mie registers in hardware registers
- Pack mpp/mil/mie into mcause to simplify save/restore and reduce number of CSRs



#### Other issues

- Handling multiple privilege levels, security and stacks
- Quickly servicing remaining interrupts
  - Go from exit of one handler to entrance of another without restore/save again
- Supporting large numbers of MSI interrupts
  - Interaction with virtualization



# **Foundation Fast Int TG Work Meeting**

Thursday 3:30-4:30pm, Track 1