tb_mod_ena.v

AUTHORS

JAY CONVERTINO

DATES

2025/01/27

INFORMATION

Brief

Test bench for mod clock divide enable generator

License MIT

tb_mod_ena

```
module tb_mod_ena #(
parameter
CLOCK_SPEED
  =
2000000,
parameter
START_AT_ZERO
  =
0,
parameter
DELAY
  =
0
)()
```

mod clock enable test bench

Parameters

CLOCK_SPEED parameter	Clock speed
START_AT_ZERO parameter	Set to 1 to enable start at zero.
DELAY parameter	Set to the number of clock cycles to delay the enable output signal.

INSTANTIATED MODULES

clk_stim

```
clk_stimulus #(
                                                                    .
CLOCKS(1),
                                                                    .
CLOCK_BASE(CLOCK_SPEED),
                                                                    .
CLOCK_INC(1000),
                                                                    .
RESETS(1),
                                                                    .
RESET_BASE(2000),
                                                                    .
RESET_INC(100)
) clk_stim ( .clkv(tb_dut_clk), .rstnv(tb_dut_rstn), .rstv() )
```

Generate a 50/50 duty cycle set of clocks and reset.

dut

```
mod_clock_ena_gen #(
                                                                    .
CLOCK_SPEED(CLOCK_SPEED),
                                                                    .
START_AT_ZERO(START_AT_ZERO),
                                                                    .
DELAY(DELAY)
) dut ( .clk(tb_dut_clk), .rstn(tb_dut_rstn), .hold(1'b0), .rate(115200), .e
```

Device under test, mod_clock_ena_gen