# piso.v

## **AUTHORS**

#### JAY CONVERTINO

## **DATES**

## 2025/15/04

## **INFORMATION**

## **Brief**

PISO (parallel in serial out) The idea is to keep this core simple, and let the control logic be handled outside of this core.

#### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## piso

```
module piso #(
parameter
BUS_WIDTH
=
1
) ( input clk, input rstn, input ena, input load, input [BUS_WIDTH*8-1:0] processing to the second content of the second content of
```

parllel in serial out

#### **Parametes**

**BUS\_WIDTH** width of the parallel data input in bytes.

#### **Ports**

clk global clock for the core.

rstn negative syncronus reset to clk.

ena enable for core, use to change output rate. Enable serial shift output.

load load parallel data into core. This can be done at any time.

pdata parallel data input, registered at load only.

sdata serialized data output.

**dcount** Number of bits to shift out (what is left, first bit is always available).