tb_cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/16

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

tb_cocotb

```
module tb_cocotb #(
parameter
BUS_WIDTH
  =
4
) ( input clk, input rstn, input ena, input rev, input load, output [BUS_WI
```

SIPO interface DUT

Parameters

BUS_WIDTH Width of the data port in bytes.
parameter

Ports

clk	Clock
rstn	negative reset
ena	enable for core, use to change input rate. Enable serial shift input.
rev	reverse, 0 is MSb first out, 1 is LSb first out.
load	load parallel data from core, and reset counters for next incoming serial data.
pdata	parallel data output, valid when dcount is BUS_WIDTH*8.
sdata	serialized data input.
dcount	Number of bits to shift out. BUS_WIDTH*8 means all bits have been sampled and put into the register.

INSTANTIATED MODULES

dut

```
sipo #(
                                                                                .
BUS_WIDTH(BUS_WIDTH)
) dut ( .clk(clk), .rstn(rstn), .ena(ena), .rev(rev), .load(load), .pdata(p
```

Device under test, sipo