up wishbone classic.v

AUTHORS

JAY CONVERTINO

DATES

2024/03/01

INFORMATION

Brief

Wishbone Classic slave to uP interface

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

up wishbone classic

Wishbone Classic slave to uP up_wishbone_classic

Parameters

ADDRESS WIDTH Width of the Wishbone address port in bits.

parameter

BUS WIDTH Width of the Wishbone bus data port in bytes.

Ports

clk Clock

rst Positive reset

s_wb_cyc Bus Cycle in process Valid data transfer cycle s_wb_stb s_wb_we Active High write, low read

s_wb_addr Bus address s_wb_data_i Input data s_wb_sel **Device Select**

s_wb_bte **Burst Type Extension**

s_wb_cti Cycle Type

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

Active high when a bus error is present s_wb_err uP bus read request

up_rack uP bus read ack uP bus read address up_raddr up_rdata uP bus read data uP bus write request up_wreq uP bus write ack up_wack up_waddr uP bus write address up_wdata uP bus write data

VARIABLES

up_rreq

s_next_address

```
assign s_next_address = wb_next_adr(
r_address,
r_wb_cti &
s_wb_cti,
s_wb_bte,
BUS_WIDTH *
8
```

Use the fusesoc wb_next_adr function to generate a address when wishbone classic is in a burst mode.

valid

```
assign valid = s_wb_cyc & s_wb_stb & ~r_rst[0]
```

Indicate valid request from wishbone.

up_rreq

```
assign up_rreq = ~s_wb_we & r_req
```

Convert wishbone read requests to up requests

up_wreq

```
assign up_wreq = s_wb_we & r_req
```

Convert wishbone write requests to up requests

s_wb_err

```
assign s_wb_err = 1'b0
```

TODO:check for burst address errors

up_raddr

assign address to read address port if selected

up_waddr

assign address to write address port if selected

up_ack

```
assign up_ack = (
up_rack |
up_wack
)
```

ack is ack for both, or them so either may pass

s_wb_ack

```
assign s_wb_ack = up_ack
```

combined uP ack is wishbone ack.