UP_WISHBONE_CLASSIC



April 1, 2025

Jay Convertino

Contents

1	Usa	
	1.1	Introduction
	1.2	Dependencies
		1.2.1 fusesoc_info Depenecies 2
	1.3	In a Project
2	Arc	nitecture 5
3	Bui	ding 6
	3.1	fusesoc
	3.2	Source Files
		3.2.1 fusesoc_info File List 6
	3.3	Targets
		3.3.1 fusesoc_info Targets 6
	3.4	Directory Guide
4	Sim	ulation 8
		iverilog
	4.2	cocotb
5		ule Documentation 9
	5.1	up_wishbone_classic
		tb_wishbone_slave-v
		tb_cocotb-py
		tb_cocotb-v

1 Usage

1.1 Introduction

This core converts the Wishbone Classic bus to the uP bus. This allows any core with a uP bus to be interfaced with a Wishbone Classic bus. Combination of combinatorial logic and synchronous logic.

1.2 Dependencies

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

1.2.1 fusesoc_info Depenecies

- dep
 - AFRL:utility:helper:1.0.0

1.3 In a Project

This core is made to interface Wishbone Classic bus to uP based device cores. This is part of a family of converters based on Analog Devices uP specification. Using this allows usage of Analog Devices AXI Lite core, AFRL APB3, AFRL Wishbone Classic, and AFRL Wishbone Pipeline converters. Meaning any uP core can be easily customized to any bus quickly. These are made for relativly slow speed bus device interfaces. An example of a Verilog uP interface provided below.

```
begin
  r_up_rack <= 1'b0;
  r_up_wack <= 1'b0;
  r_up_rdata <= 0;
              <= 1'b0;
  r_rx_ren
  r overflow <= 1'b0;
  r control reg <= 0;
end else begin
  r up rack
             <= 1'b0;
  r_up_wack <= 1'b0;
              <= 1'b0;
  r tx wen
              <= 1'b0;
  r rx ren
  r up rdata <= r up rdata;
  //clear reset bits
  r control reg[RESET RX BIT] <= 1'b0;
  r_control_reg[RESET_TX_BIT] <= 1'b0;
  if(rx_full == 1'b1)
  begin
    r_overflow <= 1'b1;
  end
  //read request
  if(up rreq == 1'b1)
  begin
    r up rack \leq 1'b1;
    case(up raddr[3:0])
      RX FIFO_REG: begin
        r up rdata <= rx rdata & {{(BUS WIDTH*8-
           → DATA_BITS) {1'b0}}, {DATA_BITS {1'b1}}};
        r_rx_ren <= 1'b1;
      end
      STATUS REG: begin
        r_up_rdata \le \{\{(BUS_WIDTH*8-8)\{1'b0\}\},\
           → s_parity_err, s_frame_err, r_overflow,

→ r_irq_en , tx_full , tx_empty , rx_full ,
           → rx valid };
        r_overflow <= 1'b0;
      end
      default: begin
        r up rdata <= 0;
      end
```

```
endcase
    end
    //write request
    if (up_wreq == 1'b1)
    begin
      r_up_wack <= 1'b1;
      //only allow write once ack (Analog Devices does

→ the same)

      if(r up wack == 1'b1) begin
        case(up waddr[3:0])
          TX_FIFO_REG: begin
            r tx wdata <= up wdata;
                        <= 1'b1:
            r tx wen
          end
          CONTROL_REG: begin
            r_control_reg <= up_wdata;</pre>
          end
          default: begin
          end
        endcase
      end
    end
 end
end
//up control register processing and fifo reset
always @(posedge clk)
begin
  if(rstn == 1'b0)
  begin
    r rstn rx delay \leq \sim 0;
    r_rstn_tx_delay <= \sim 0;
    r_{irq}en \le 1'b0;
  end else begin
    r rstn_rx_delay <= {1'b1, r_rstn_rx_delay[
       → FIFO DEPTH-1:1]};
    r_rstn_tx_delay <= {1'b1, r_rstn_rx_delay[
       → FIFO_DEPTH-1:1]};
    if(r_control_reg[RESET_RX_BIT])
    begin
      r rstn rx delay <= {FIFO DEPTH{1'b0}};
    end
```

```
if(r_control_reg[RESET_TX_BIT])
begin
    r_rstn_tx_delay <= {FIFO_DEPTH{1'b0}};
end

if(r_control_reg[ENABLE_INTR_BIT] != r_irq_en)
    r_irq_en <= r_control_reg[ENABLE_INTR_BIT];
end
end
end</pre>
```

2 Architecture

The only module is the up wishbone classic module. It is listed below.

• **up_wishbone_classic** Convert Wishbone Classic to the Analog Devices uP BUS. (see core for documentation).

This core has two generate blocks, and two always blocks. They are listed below.

generate:

- 1. Part Select Write generates uP signals that have the non-selected elements blanked out with zeros.
- 2. Part Select Read generates Wishbone classic signals that have non-selected elements blanked out with zeros.

always:

- · Burst State Control
 - 1. Based on Wishbone Classic CTI state, change request logic.
 - 2. If CTI burst does not match a configuration, no request is allowed.
 - 3. Check the address state, if we are currently requesting burst mode then change to self incrementing address.
 - 4. If we hit the last in burst mode, switch out of it.
- Reset Hold, holds reset for 8 more clock cycles to comply with Wishbone Standard.

Please see 5 for more information.

3 Building

The Wishbone Classic core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

3.2 Source Files

3.2.1 fusesoc_info File List

- src
 - src/up_wishbone_classic.v
- tb
 - tb/tb wishbone slave.v
- tb cocotb
 - 'tb/tb cocotb.py': 'file type': 'user', 'copyto': '.'
 - 'tb/tb cocotb.v': 'file type': 'verilogSource'

3.3 Targets

3.3.1 fusesoc info Targets

default

Info: Default for IP intergration.

• sim

Info: Base simulation using icarus as default.

· sim cocotb

Info: Cocotb unit tests

3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
 - **manual** Contains user manual and github page that are generated from the latex sources.
 - specs Contains specifications for the bus.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
 - cocotb testbench files

4 Simulation

There are a few different simulations that can be run for this core.

4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

5 Module Documentation

There is a single async module for this core.

• up_wishbone_classic Wishbone Classic to uP converter

The next sections document the module in great detail.

up_wishbone_classic.v

AUTHORS

JAY CONVERTINO

DATES

2024/03/01

INFORMATION

Brief

Wishbone Classic slave to uP interface

License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

up_wishbone_classic

```
module up_wishbone_classic #(
parameter
ADDRESS_WIDTH
= 16,
parameter
BUS_WIDTH
= 4
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_we, input s_wb_stb, input s_wb_we, inp
```

Wishbone Classic slave to uP up_wishbone_classic

Parameters

ADDRESS_WIDTH Width of the Wishbone address port in bits.

arameter

BUS_WIDTH Width of the Wishbone bus data port in bytes.

aramete

Ports

clk Clock
rst Positive reset

s_wb_cycBus Cycle in processs_wb_stbValid data transfer cycles_wb_weActive High write, low read

s_wb_addrs_wb_data_is_wb_selBus addressInput dataDevice Select

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

s_wb_err Active high when a bus error is present

uP bus read request up_rreq uP bus read ack up_rack up_raddr uP bus read address uP bus read data up_rdata uP bus write request up_wreq up_wack uP bus write ack up_waddr uP bus write address uP bus write data up_wdata

VARIABLES

valid

```
assign valid = s_wb_cyc & s_wb_stb & ~r_rst[0]
```

Indicate valid request from wishbone.

up_rreq

```
assign up_rreq = ~s_wb_we & r_req
```

Convert wishbone read requests to up requests

up_wreq

```
assign up_wreq = s_wb_we & r_req
```

Convert wishbone write requests to up requests

s_wb_err

```
assign s_wb_err = r_err
```

check for errors

up_raddr

assign address to read address port if selected

up_waddr

```
assign up_waddr = (
s_wb_we & ~r_rst[0] ?
s_wb_addr[ADDRESS_WIDTH-1:shift]
:
0
)
```

assign address to write address port if selected

up_ack

```
assign up_ack = (
up_rack |
up_wack
)
```

ack is ack for both, or them so either may pass

s_wb_ack

```
assign s_wb_ack = up_ack
```

combined uP ack is wishbone ack.

tb wishbone slave.v **AUTHORS** JAY CONVERTINO **DATES** 2021/06/23 **INFORMATION Brief** Test bench for wishbone classic slave License MIT Copyright 2021 Jay Convertino Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. tb wishbone slave module tb_wishbone_slave () Test bench for apb3 slave. simple write and then read. **INSTANTIATED MODULES** dut

up_wishbone_classic #(

```
ADDRESS_WIDTH(16),

BUS_WIDTH(4)
) dut ( .clk(tb_data_clk), .rst(tb_rst), .s_wb_cyc(r_wb_cyc), .s_wb_stb(r_wk
```

Device under test, up_wishbone_classic to uP

tb_cocotb.py
AUTHORS
JAY CONVERTINO
DATES
2025/03/04
INFORMATION
Brief
Cocotb test bench
License MIT
Copyright 2025 Jay Convertino
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without imitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
FUNCTIONS
random_bool
<pre>def random_bool()</pre>
Return a infinte cycle of random bools Returns: List

start_clock

```
def start_clock(
dut
)
```

Start the simulation clock generator.

Parameters

dut Device under test passed from cocotb test function

reset_dut

```
async def reset_dut(
dut
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

increment test

Coroutine that is identified as a test routine. Write data, on one clock edge, read on the next.

Parameters

dut Device under test passed from cocotb.

increment test stream

Coroutine that is identified as a test routine. Write data, in a stream to registers, then read back stream.

Parameters

dut Device under test passed from cocotb.

in_reset

```
@cocotb.test()
async def in_reset(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in reset.

Parameters

dut Device under test passed from cocotb.

no_clock

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

Parameters

dut Device under test passed from cocotb.

tb cocotb.v

AUTHORS

JAY CONVERTINO

DATES

2025/04/01

INFORMATION

Brief

Test bench wrapper for cocotb

License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS_WIDTH

tb_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
= 16,
parameter
BUS_WIDTH
= 2
4
) ( input clk, input rst, output rstn, input s_wb_cyc, input s_wb_stb, input
```

Wishbone Classic slave to uP up_wishbone_classic DUT

Parameters

ADDRESS_WIDTH Width of the Wishbone address port in bits.

parameter

BUS_WIDTH Width of the Wishbone bus data port in bytes.

aramet

Ports

clk Clock
rst Positive reset

s_wb_cycBus Cycle in processs_wb_stbValid data transfer cycles_wb_weActive High write, low read

s_wb_addrs_wb_data_is_wb_selBus addressInput dataDevice Select

s_wb_ack Bus transaction terminated

s_wb_data_o Output data

s_wb_err Active high when a bus error is present

up_rreq uP bus read request up_rack uP bus read ack up_raddr uP bus read address uP bus read data up_rdata uP bus write request up_wreq up_wack uP bus write ack up_waddr uP bus write address uP bus write data up_wdata

INSTANTIATED MODULES

dut

Device under test, up_wishbone_classic