# up\_wishbone\_pipeline.v

### **AUTHORS**

## **JAY CONVERTINO**

### **DATES**

### 2024/03/01

## **INFORMATION**

### **Brief**

Wishbone Pipeline Slave to uP interface

### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## up\_wishbone\_pipeline

```
module up_wishbone_pipeline #(
parameter
ADDRESS_WIDTH
=
16,
parameter
BUS_WIDTH
=
4
) ( input clk, input rst, input s_wb_cyc, input s_wb_stb, input s_wb_we, input s_wb_we,
```

Wishbone Classic slave to uP up\_wishbone\_classic

#### **Parameters**

**ADDRESS\_WIDTH** Width of the Wishbone address port in bits.

parameter

**BUS\_WIDTH** Width of the Wishbone bus data port in bytes.

parameter

#### **Ports**

clk Clock

**rst** Positive reset

s\_wb\_cycs\_wb\_stbS\_wb\_weBus Cycle in processValid data transfer cycleS\_wb\_weActive High write, low read

s\_wb\_addrs\_wb\_data\_is\_wb\_selDevice Select

**s\_wb\_bte** Burst Type Extension

**s\_wb\_cti** Cycle Type

**s\_wb\_ack** Bus transaction terminated

s\_wb\_data\_o Output data

**s\_wb\_err** Active high when a bus error is present

up\_rreq uP bus read request up\_rack uP bus read ack uP bus read address up\_raddr up\_rdata uP bus read data uP bus write request up\_wreq uP bus write ack up\_wack up\_waddr uP bus write address up\_wdata uP bus write data

## **VARIABLES**

### valid

```
assign valid = s_wb_cyc & s_wb_stb & ~r_rst[0]
```

Indicate valid request from wishbone.

## s\_wb\_stall

```
assign s_wb_stall = ~up_ack & s_wb_cyc & ~r_rst[0]
```

if we have not ack'd, cyc is active stall the bus

## up\_rreq

Convert wishbone read requests to up read requests

## up\_wreq

Convert wishbone write requests to up write requests

## up\_ack

```
assign up_ack = (
up_rack |
up_wack
)
```

ack is ack for both, or them so either may pass

## s\_wb\_ack

```
assign s_wb_ack = up_ack & ~r_rst[0]
```

combined uP ack is wishbone ack.

## up\_raddr

assign wishbone address to read port if selected

# up\_waddr

assign wishbone address to write port if selected