# tb cocotb.v

### **AUTHORS**

### JAY CONVERTINO

#### **DATES**

# 2025/04/01

# **INFORMATION**

### **Brief**

Test bench wrapper for cocotb

#### License MIT

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.BUS\_WIDTH

# tb\_cocotb

```
module tb_cocotb #(
parameter
ADDRESS_WIDTH
= 16,
parameter
BUS_WIDTH
= 2
4
) ( input clk, input rst, output rstn, input s_wb_cyc, input s_wb_stb, input
```

Wishbone Classic slave to uP up\_wishbone\_classic DUT

#### **Parameters**

ADDRESS\_WIDTH Width of the Wishbone address port in bits.

parameter

BUS\_WIDTH Width of the Wishbone bus data port in bytes.

parameter

#### **Ports**

clk Clock

rst Positive reset

s\_wb\_cycBus Cycle in processs\_wb\_stbValid data transfer cycles\_wb\_weActive High write, low read

s\_wb\_addrs\_wb\_data\_is\_wb\_selDevice Select

s\_wb\_ack Bus transaction terminated

s\_wb\_data\_o Output data

s\_wb\_err Active high when a bus error is present

uP bus read request up\_rreq up\_rack uP bus read ack up\_raddr uP bus read address uP bus read data up\_rdata uP bus write request up\_wreq up\_wack uP bus write ack up\_waddr uP bus write address uP bus write data up\_wdata

# **INSTANTIATED MODULES**

### dut

Device under test, up\_wishbone\_standard