# UTIL\_HELPER



November 26, 2024

Jay Convertino

# **Contents**

1	Usa	<b>Usage</b>		
	1.1	Introduction	2	
	1.2	Dependencies	2	
		fusesoc		
		Source Files	3	
		1.4.1 fusesoc_info File List	3	
	1.5	Targets	3	
		1.5.1 fusesoc_info Targets	3	
	1.6	Directory Guide	3	
2	Sim	ulation	4	
3			5	
	3.1	math helper utilities	6	
	3.2	testbench for utilities	8	

# 1 Usage

#### 1.1 Introduction

Util helper are sets of different header functions that can be included with Verilog source code. These functions are safe for synthesis if used correctly. Such as generating contants used in the source code. The current helper utility files are.

- util\_helper\_math.vh
  - 1. int clogb2(value) ... will return the log base 2 of the argument (value), rounded up to the nearest integer.
  - 2. int cmax(max1, max2) ... will return the number that is the max of the arguments max1, max2.
  - 3. int abs(value) ... will return the absolute value of the argument passed.

Fusesoc will require a dependency include, like the following.

dep:

```
depend:
```

```
- AFRL:utility:helper:1.0.0
```

It will also have to be included in the file you would like to use the functions in. An example is...

```
module flip_flop (input clk, input rst, input Q, output D \hookrightarrow );
```

```
'include "util helper math.vh"
```

endmodule

# 1.2 Dependencies

The following are the dependencies of the cores.

- · fusesoc 2.X
- iverilog (simulation)

#### 1.3 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be

easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

## 1.4 Source Files

## 1.4.1 fusesoc\_info File List

- src
  - 'src/util helper math.vh': 'is include file': True
- tb
  - tb/tb helper.v

## 1.5 Targets

## 1.5.1 fusesoc\_info Targets

default

Info: Include all helper functions for verilog.

• sim

Info: Test helper funtions.

# 1.6 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. src Contains source files for util helper.
- 3. **tb** Contains test bench files.

# 2 Simulation

A barebones test bench for iverilog is included in tb/tb\_helper.v . This can be run from fusesoc with the following.

\$ fusesoc run ---target=sim AFRL: utility:helper:1.0.0

# 3 Module Documentation

This project has multiple functions.

- util\_helper\_math.vh
- tb\_helper.v

The next sections documents various functions per header.

# util\_helper\_math.vh

## **AUTHORS**

# **JAY CONVERTINO**

#### **DATES**

### 2022/08/19

# **INFORMATION**

#### **Brief**

helper functions for verilog relating to math.

#### **License MIT**

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#### **FUNCTIONS**

## clogb2

function integer clogb2

Copied from the IEEE 1364-2001 Standard, int clogb2(value) will return the log base 2 of the argument (value), rounded up to the nearest integer.

# cmax

function integer cmax

int cmax(max1, max2) ... will return the number that is the max of the arguments max1, max2.

# abs

function integer abs

int abs(value)  $\dots$  will return the absolute value of the argument passed.

# tb\_helper.v

#### **AUTHORS**

# **JAY CONVERTINO**

#### **DATES**

#### 2022/08/10

# **INFORMATION**

#### **Brief**

test bench helper functions for verilog relating to math.

#### **License MIT**

Copyright 2022 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# tb\_helper

module tb\_helper

test bench helper functions for verilog relating to math.