# VERONICA\_AXI\_BAREMETAL



November 25, 2024

Jay Convertino

# **Contents**

1.1 1.2	Introduction	2
Arc	nitecture :	3
<ul><li>3.1</li><li>3.2</li><li>3.3</li></ul>	fusesoc	4 4 4
Sim	ulation	6
5.1 5.2	nexys a7 100t ps wrapper	3
	1.1 1.2 Arcl Buil 3.1 3.2 3.3 3.4 Sim Mod 5.1 5.2	1.1 Introduction 1.2 Dependencies 1.2.1 fusesoc_info Depenecies  Architecture  Building 3.1 fusesoc 3.2 Source Files 3.2.1 fusesoc_info File List 3.3 Targets 3.3.1 fusesoc_info Targets 3.4 Directory Guide  Simulation

# 1 Usage

### 1.1 Introduction

The Veronica AXI Baremetal is a base Vexriscv system. This version of the Vexriscv core emulates the E31 core in its mapping of features. Difference is that this core can generate a MMU and non-PMP enabled versions. The JTAG configuration can also be changed between the Xilinx BSCANE, or JTAG IO for external devices, or none. Each target tries to use all of the resources of the board using free IP's from the vendor, or open source IP cores intergrated into fusesoc.

# 1.2 Dependencies

The following are the dependencies of the cores.

- · fusesoc 2.X
- · iverilog (simulation)
- cocotb (simulation)

### 1.2.1 fusesoc\_info Depenecies

- nexys-a7-100t
  - AFRL:utility:digilent\_nexys-a7-100t\_board\_base\_constr:1.0.0
  - AFRL:utility:digilent nexys-a7-100t board base ddr cfg:1.0.0
  - AFRL:utility:vivado board support packages
  - AD:ethernet:util\_mii\_to\_rmii:1.0.0
- crosslink-nx eval
  - AFRL:utility:lattice\_crosslink-nx\_eval\_board\_base:1.0.0
- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:utility:tcl\_helper\_check:1.0.0
  - zipcpu:axi lite:crossbar:1.0.0
  - zipcpu:axi:crossbar:1.0.0
  - zipcpu:axi:sdio:1.0.0
  - zipcpu:axi:axixclk:1.0.0
- · dep\_uc\_jtag\_io

- spinalhdl:cpu:veronica axi jtag io:1.0.0
- · dep uc secure jtag io
  - spinalhdl:cpu:veronica axi secure jtag io:1.0.0
- dep\_uc\_jtag\_bscane
  - spinalhdl:cpu:veronica axi jtag xilinx bscane:1.0.0
- dep\_uc\_secure\_bscane
  - spinalhdl:cpu:veronica axi secure jtag xilinx bscane:1.0.0

# 2 Architecture

The project contains four wrappers

- system\_wrapper Contains the top level project module and contains system\_ps\_wrapper.
- system\_ps\_wrapper Contains the processor system IP wrappers.

Please see 5 for more information per target.

# 3 Building

The all Veronica AXI Baremetal project source files are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

### 3.2.1 fusesoc info File List

- nexys-a7-100t
  - 'nexys-a7-100t/system wrapper.v': 'file type': 'verilogSource'
  - 'nexys-a7-100t/system constr.tcl': 'file type': 'SDC'
  - 'nexys-a7-100t/system gen ps.tcl': 'file type': 'tclSource'
  - 'nexys-a7-100t/system\_ps\_wrapper.v': 'file\_type': 'verilog-Source'
  - 'nexys-a7-100t/system\_gen.tcl': 'file\_type': 'tclSource'
- crosslink-nx\_eval
  - 'crosslink-nx eval/system constr.pdc': 'file type': 'PDC'
  - 'crosslink-nx\_eval/system\_wrapper.v': 'file\_type': 'verilogSource'
- · dep\_uc\_jtag\_io
  - 'nexys-a7-100t/system\_define.tcl': 'file\_type': 'tclSource'
- · dep uc secure jtag io
  - 'nexys-a7-100t/system define.tcl': 'file type': 'tclSource'

### 3.3 Targets

### 3.3.1 fusesoc\_info Targets

nexys-a7-100t

Info: Base for nexys-a7-100t digilent development board builds, do not use.

nexys-a7-100t\_uc\_secure\_jtag\_io

Info: Build for nexys-a7-100t digilent development board with PMP enabled Veronica RISCV.

• nexys-a7-100t uc jtag io

Info: Build for nexys-a7-100t digilent development board with standard Veronica RISCV.

nexys-a7-100t\_uc\_secure\_jtag\_bscane

Info: Build for nexys-a7-100t digilent development board with PMP enabled Veronica RISCV.

• nexys-a7-100t\_uc\_jtag\_bscane

Info: Build for nexys-a7-100t digilent development board with standard Veronica RISCV.

# 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **nexys-a7-100t** Contains source files for nexys-a7-100t
- 3. **crosslink-nx\_eval** Contains source file for crosslink-nx\_eval, a future target.

# 4 Simulation

There is no simulation at the moment. Maybe a future addition?

# **5 Module Documentation**

There project has multiple modules. The targets are the top system wrappers.

- nexys-a7-100t
- crosslink-nx\_eval

The next sections document the module in great detail.

# system\_ps\_wrapper.v

### **AUTHORS**

# **JAY CONVERTINO**

### **DATES**

### 2024/11/25

# **INFORMATION**

### **Brief**

System wrapper for ps.

### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_ps\_wrapper

```
module system_ps_wrapper (
    input
    tck,
    input
    tms,
    input
    tdi,
    output
    tdo,
```

```
12:0]
DDR_addr,
                                                                    output [
2:0]
DDR_ba,
output
DDR_cas_n,
                                                                    output [
0:0]
DDR_ck_n,
                                                                    output [
0:0]
DDR_ck_p,
                                                                    output [
0:0]
DDR_cke,
                                                                    output [
0:0]
DDR_cs_n,
                                                                    output [
1:0]
DDR_dm,
                                                                      inout [
15:0]
DDR_dq,
                                                                     inout [
1:0]
DDR_dqs_n,
                                                                     inout [
1:0]
DDR_dqs_p,
                                                                    output [
0:0]
DDR_odt,
output
DDR_ras_n,
output
DDR_we_n,
                                                                     input [
2:0]
IRQ,
output
MDIO_mdc,
inout
MDIO_mdio_io,
input
MII_col,
input
MII_crs,
output
MII_rst_n,
input
MII_rx_clk,
input
MII_rx_dv,
input
MII_rx_er,
                                                                     input [
3:0]
MII_rxd,
input
MII_tx_clk,
output
MII_tx_en,
                                                                    output [
3:0]
```

```
MII_txd,
                                                                   output [
31:0]
M_AXÏ_araddr,
                                                                  output [
2:0]
M_AXI_arprot,
input
M_AXI_arready,
output
M_AXI_arvalid,
                                                                   output [
31:0]
M_AXI_awaddr,
                                                                  output [
2:0]
M_AXI_awprot,
input
M_AXI_awready,
output
M_AXI_awvalid,
output
M_AXI_bready,
                                                                    input [
1:0]
M_AXI_bresp,
input
M_AXI_bvalid,
                                                                     input [
31:0]
M_AXI_rdata,
output
M_AXI_rready,
                                                                    input [
1:0]
M_AXI_rresp,
input
M_AXI_rvalid,
                                                                   output [
31:0]
M_AXI_wdata,
input
M_AXI_wready,
                                                                  output [
3:0]
M_AXI_wstrb,
output
M_AXI_wvalid,
inout
QSPI_0_io0_io,
inout
QSPI_0_io1_io,
inout
QSPI_0_io2_io,
inout
QSPI_0_io3_io,
                                                                    inout [
0:0]
QSPI_0_ss_io,
input
UART_rxd,
output
UART_txd,
                                                                     input [
31:0]
gpio_io_i,
```

```
output [
31:0]
gpio_io_o,
                                                                     output [
31:0]
gpio_io_t,
output
s_axi_clk,
input
spi_io0_i,
output
spi_io0_o,
output
spi_io0_t,
input
spi_io1_i,
output
spi_io1_o,
output
spi_io1_t,
input
spi_sck_i,
output
spi_sck_o,
output
spi_sck_t,
                                                                     input [
0:0]
spi_ss_i,
                                                                    output [
0:0]
spi_ss_o,
output
spi_ss_t,
input
sys_clk,
input
sys_rstn,
output
vga_hsync,
output
vga_vsync,
                                                                    output [
5:0]
vga_r,
                                                                    output [
5:0]
vga_g,
                                                                    output [
5:0]
vga_b,
output
sd_resetn,
input
sd_cd,
output
sd_sck,
inout
sd_cmd,
                                                                     inout [
3:0]
sd_dat
```

System wrapper for ps.

### **Ports**

tck JTAG

ifdef \_JTAG\_IO input

tms JTAG

input

tdi JTAG

input JTAG tdo

output

DDR\_addr DDR interface

endif output[ 12: 0]

DDR ba DDR interface

output[ 2: 0]

DDR\_cas\_n DDR interface

output

DDR\_ck\_n DDR interface

output[ 0: 0]

DDR\_ck\_p DDR interface

output[ 0: 0]

DDR\_cke DDR interface

output[ 0: 0]

DDR interface DDR cs n

output[ 0: 0]

DDR\_dm DDR interface

output[ 1: 0]

DDR\_dq DDR interface

inout[ 15: 0]

DDR\_dqs\_n DDR interface

inout[ 1: 0]

DDR\_dqs\_p DDR interface inout[ 1: 8]

DDR\_odt DDR interface

output[ 0: 0]

DDR interface DDR\_ras\_n

output

DDR interface DDR\_we\_n

output

**External Interrupts** IRQ

input[ 2: θ]

MDIO\_mdc Ethernet Interface MII

output

MDIO mdio io Ethernet Interface MII

Ethernet Interface MII MII\_col

input

MII\_crs Ethernet Interface MII

input

Ethernet Interface MII MII\_rst\_n

output

MII\_rx\_clk Ethernet Interface MII

input MII_rx_dv	Ethernet Interface MII
input MII_rx_er	Ethernet Interface MII
input	Ethania ta linta ifa a a Mil
MII_rxd input[ 3: 0]	Ethernet Interface MII
MII_tx_clk input	Ethernet Interface MII
MII_tx_en	Ethernet Interface MII
MII_txd output[ 3: 0]	Ethernet Interface MII
M_AXI_araddr output[ 31: 0]	External AXI Lite Master Interface
M_AXI_arprot output[ 2: 0]	External AXI Lite Master Interface
M_AXI_arready	External AXI Lite Master Interface
M_AXI_arvalid	External AXI Lite Master Interface
M_AXI_awaddr output[ 31: 0]	External AXI Lite Master Interface
M_AXI_awprot output[ 2: 0]	External AXI Lite Master Interface
M_AXI_awready	External AXI Lite Master Interface
M_AXI_awvalid	External AXI Lite Master Interface
M_AXI_bready	External AXI Lite Master Interface
M_AXI_bresp input[ 1: 0]	External AXI Lite Master Interface
M_AXI_bvalid	External AXI Lite Master Interface
M_AXI_rdata input[ 31: 0]	External AXI Lite Master Interface
M_AXI_rready	External AXI Lite Master Interface
M_AXI_rresp input[ 1: 0]	External AXI Lite Master Interface
M_AXI_rvalid input	External AXI Lite Master Interface
M_AXI_wdata output[ 31: 0]	External AXI Lite Master Interface
M_AXI_wready	External AXI Lite Master Interface
M_AXI_wstrb output[ 3: 0]	External AXI Lite Master Interface
M AVI unrelia	External AVII ita Master Interface

M\_AXI\_wvalid

External AXI Lite Master Interface

**QSPI\_0\_io0\_io** Quad SPI

inout

**QSPI\_0\_io1\_io** Quad SPI

inout

QSPI\_0\_io2\_io Quad SPI

inout

**QSPI\_0\_io3\_io** Quad SPI

inout

QSPI\_0\_ss\_io Quad SPI

inout[ 0: 0]

UART\_rxd UART RX

input

UART\_txd UART TX

output

gpio\_io\_i GPIO input

input[ 31: 0]

**gpio\_io\_o** GPIO output

output[ 31: 0]

**gpio io t** GPIO tristate select

gpio\_io\_t output[ 31: 0]

s\_axi\_clk AXI Clock

output

spi\_io0\_i SPI IO

input

spi\_io0\_o SPI IO

output

spi\_io0\_t SPI IO

output

spi\_io1\_i SPI IO

input

spi\_io1\_o SPI IO

output

spi\_io1\_t SPI IO

utput

spi\_sck\_i SPI IO

nput

spi\_sck\_o SPI IO

output

spi\_sck\_t SPI IO

output

spi\_ss\_i SPI IO

input[ 0: 0]

spi\_ss\_o SPI IO

spi\_ss\_o output[0:0]

spi ss t SPI IO

spi\_ss\_t output

sys\_clk SYSTEM clock for pll

input

sys\_rstn SYSTEM reset

input

vga_hsync output	VGA
vga_vsync output	VGA
vga_r output[ 5: 0]	VGA
vga_g output[ 5: 0]	VGA
vga_b output[ 5: 0]	VGA
sd_resetn	sd card
sd_cd input	sd card
sd_sck output	sd card
sd_cmd inout	sd card
sd_dat inout[ 3: 0]	sd card

# **INSTANTIANTED MODULES**

# MDIO\_mdio\_iobuf

TRISTATE IO

# QSPI\_0\_io0\_iobuf

TRISTATE IO

# QSPI\_0\_io1\_iobuf

TRISTATE IO

# QSPI\_0\_io2\_iobuf

TRISTATE IO

# QSPI\_0\_io3\_iobuf

TRISTATE IO

# QSPI\_0\_ss\_iobuf\_0

# inst\_axi\_ddr\_ctrl

```
axi_ddr_ctrl inst_axi_ddr_ctrl (
aresetn(ddr_rstgen_peripheral_aresetn),
ddr2_addr(DDR_addr),
ddr2_ba(DDR_ba),
ddr2_cas_n(DDR_cas_n),
ddr2_ck_n(DDR_ck_n),
ddr2_ck_p(DDR_ck_p),
ddr2_cke(DDR_cke),
ddr2_cs_n(DDR_cs_n),
ddr2_dm(DDR_dm),
ddr2_dq(DDR_dq[15:0]),
ddr2_dqs_n(DDR_dqs_n[1:0]),
ddr2_dqs_p(DDR_dqs_p[1:0]),
ddr2_odt(DDR_odt),
ddr2_ras_n(DDR_ras_n),
ddr2_we_n(DDR_we_n),
mmcm_locked(axi_ddr_ctrl_mmcm_locked),
s_axi_araddr(m_axi_ddr_ARADDR & 32'h0FFFFFFF),
s_axi_arburst(m_axi_ddr_ARBURST),
s_axi_arcache(m_axi_ddr_ARCACHE),
s_axi_arid(m_axi_ddr_ARID),
s_axi_arlen(m_axi_ddr_ARLEN),
s_axi_arlock(m_axi_ddr_ARLOCK),
s_axi_arprot(m_axi_ddr_ARPROT),
s_axi_arqos(m_axi_ddr_ARQOS),
s_axi_arready(m_axi_ddr_ARREADY),
s_axi_arsize(m_axi_ddr_ARSIZE),
s_axi_arvalid(m_axi_ddr_ARVALID),
s_axi_awaddr(m_axi_ddr_AWADDR & 32'h0FFFFFFF),
s_axi_awburst(m_axi_ddr_AWBURST),
```

```
s_axi_awcache(m_axi_ddr_AWCACHE),
s_axi_awid(m_axi_ddr_AWID),
s_axi_awlen(m_axi_ddr_AWLEN),
s_axi_awlock(m_axi_ddr_AWLOCK),
s_axi_awprot(m_axi_ddr_AWPROT),
s_axi_awqos(m_axi_ddr_AWQOS),
s_axi_awready(m_axi_ddr_AWREADY),
s_axi_awsize(m_axi_ddr_AWSIZE),
s_axi_awvalid(m_axi_ddr_AWVALID),
s_axi_bid(m_axi_ddr_BID),
s_axi_bready(m_axi_ddr_BREADY),
s_axi_bvalid(m_axi_ddr_BVALID),
s_axi_bresp(m_axi_ddr_BRESP),
s_axi_rdata(m_axi_ddr_RDATA),
s_axi_rid(m_axi_ddr_RID),
s_axi_rlast(m_axi_ddr_RLAST),
s_axi_rready(m_axi_ddr_RREADY),
s_axi_rvalid(m_axi_ddr_RVALID),
s_axi_rresp(m_axi_ddr_RRESP),
s_axi_wdata(m_axi_ddr_WDATA),
s_axi_wlast(m_axi_ddr_WLAST),
s_axi_wready(m_axi_ddr_WREADY),
s_axi_wstrb(m_axi_ddr_WSTRB),
s_axi_wvalid(m_axi_ddr_WVALID),
sys_clk_i(ddr_clk),
sys_rst(sys_rstn),
ui_clk(axi_ddr_ctrl_ui_clk),
ui_clk_sync_rst(axi_ddr_ctrl_ui_clk_sync_rst)
```

AXI DDR Controller

# inst\_axi\_ethernet

```
axi_ethernet inst_axi_ethernet (
```

```
ip2intc_irpt(axi_ethernet_irq),
phy_col(MII_col),
phy_crs(MII_crs),
phy_dv(MII_rx_dv),
phy_mdc(MDIO_mdc),
phy_mdio_i(MDIO_mdio_i),
phy_mdio_o(MDIO_mdio_o),
phy_mdio_t(MDIO_mdio_t),
phy_rst_n(MII_rst_n),
phy_rx_clk(MII_rx_clk),
phy_rx_data(MII_rxd),
phy_rx_er(MII_rx_er),
phy_tx_clk(MII_tx_clk),
phy_tx_data(MII_txd),
phy_tx_en(MII_tx_en),
s_axi_aclk(axi_cpu_clk),
s_axi_araddr(m_axi_eth_ARADDR[12:0]),
s_axi_aresetn(sys_rstgen_peripheral_aresetn),
s\_axi\_arready(m\_axi\_eth\_ARREADY),
s_axi_arvalid(m_axi_eth_ARVALID),
s_axi_awaddr(m_axi_eth_AWADDR[12:0]),
s_axi_awready(m_axi_eth_AWREADY),
s_axi_awvalid(m_axi_eth_AWVALID),
s_axi_bready(m_axi_eth_BREADY),
s_axi_bresp(m_axi_eth_BRESP),
s_axi_bvalid(m_axi_eth_BVALID),
s_axi_rdata(m_axi_eth_RDATA),
s_axi_rready(m_axi_eth_RREADY),
s_axi_rresp(m_axi_eth_RRESP),
s_axi_rvalid(m_axi_eth_RVALID),
s_axi_wdata(m_axi_eth_WDATA),
s_axi_wready(m_axi_eth_WREADY),
s_axi_wstrb(m_axi_eth_WSTRB),
```

```
s_axi_wvalid(m_axi_eth_WVALID)
)
```

**AXI Ethernet MAC** 

# inst\_axi\_gpio32

```
axi_gpio32 inst_axi_gpio32 (
gpio_io_i(gpio_io_i),
gpio_io_o(gpio_io_o),
gpio_io_t(gpio_io_t),
s_axi_aclk(axi_cpu_clk),
s\_axi\_araddr(m\_axi\_gpio\_ARADDR[8:0]),\\
s_axi_aresetn(sys_rstgen_peripheral_aresetn),
s_axi_arready(m_axi_gpio_ARREADY),
s_axi_arvalid(m_axi_gpio_ARVALID),
s_axi_awaddr(m_axi_gpio_AWADDR[8:0]),
s\_axi\_awready(m\_axi\_gpio\_AWREADY),\\
s_axi_awvalid(m_axi_gpio_AWVALID),
s_axi_bready(m_axi_gpio_BREADY),
s_axi_bresp(m_axi_gpio_BRESP),
s_axi_bvalid(m_axi_gpio_BVALID),
s_axi_rdata(m_axi_gpio_RDATA),
s_axi_rready(m_axi_gpio_RREADY),
s_axi_rresp(m_axi_gpio_RRESP),
s_axi_rvalid(m_axi_gpio_RVALID),
s_axi_wdata(m_axi_gpio_WDATA),
s_axi_wready(m_axi_gpio_WREADY),
s_axi_wstrb(m_axi_gpio_WSTRB),
s_axi_wvalid(m_axi_gpio_WVALID)
```

AXI GPIO

# inst\_axi\_spix4

```
axi_spix4 inst_axi_spix4 (
```

```
ext_spi_clk(axi_cpu_clk),
io0_i(QSPI_0_io0_i),
io0_o(QSPI_0_io0_o),
io0_t(QSPI_0_io0_t),
io1_i(QSPI_0_io1_i),
io1_o(QSPI_0_io1_o),
io1_t(QSPI_0_io1_t),
io2_i(QSPI_0_io2_i),
io2_o(QSPI_0_io2_o),
io2_t(QSPI_0_io2_t),
io3_i(QSPI_0_io3_i),
io3_o(QSPI_0_io3_o),
io3_t(QSPI_0_io3_t),
ip2intc_irpt(axi_quad_spi_irq),
s_axi_aclk(axi_cpu_clk),
s_axi_araddr(m_axi_qspi_ARADDR[6:0]),
s_axi_aresetn(sys_rstgen_interconnect_aresetn),
s_axi_arready(m_axi_qspi_ARREADY),
s_axi_arvalid(m_axi_qspi_ARVALID),
s_axi_awaddr(m_axi_qspi_AWADDR[6:0]),
s_axi_awready(m_axi_qspi_AWREADY),
s_axi_awvalid(m_axi_qspi_AWVALID),
s_axi_bready(m_axi_qspi_BREADY),
s_axi_bresp(m_axi_qspi_BRESP),
s_axi_bvalid(m_axi_qspi_BVALID),
s_axi_rdata(m_axi_qspi_RDATA),
s_axi_rready(m_axi_qspi_RREADY),
s_axi_rresp(m_axi_qspi_RRESP),
s_axi_rvalid(m_axi_qspi_RVALID),
s_axi_wdata(m_axi_qspi_WDATA),
s_axi_wready(m_axi_qspi_WREADY),
s_axi_wstrb(m_axi_qspi_WSTRB),
s_axi_wvalid(m_axi_qspi_WVALID),
```

AXI Quad SPI

# inst\_axi\_spix1

```
axi_spix1 inst_axi_spix1 (
ext_spi_clk(axi_cpu_clk),
io0_i(spi_io0_i),
io0_o(spi_io0_o),
io0_t(spi_io0_t),
io1_i(spi_io1_i),
io1_o(spi_io1_o),
io1_t(spi_io1_t),
ip2intc_irpt(axi_spi_irq),
s_axi_aclk(axi_cpu_clk),
s_axi_araddr(m_axi_spi_ARADDR[6:0]),
s_axi_aresetn(sys_rstgen_peripheral_aresetn),
s_axi_arready(m_axi_spi_ARREADY),
s_axi_arvalid(m_axi_spi_ARVALID),
s_axi_awaddr(m_axi_spi_AWADDR[6:0]),
s_axi_awready(m_axi_spi_AWREADY),
s_axi_awvalid(m_axi_spi_AWVALID),
s_axi_bready(m_axi_spi_BREADY),
s_axi_bresp(m_axi_spi_BRESP),
s_axi_bvalid(m_axi_spi_BVALID),
s_axi_rdata(m_axi_spi_RDATA),
s_axi_rready(m_axi_spi_RREADY),
s_axi_rresp(m_axi_spi_RRESP),
s_axi_rvalid(m_axi_spi_RVALID),
s_axi_wdata(m_axi_spi_WDATA),
s_axi_wready(m_axi_spi_WREADY),
```

```
s_axi_wstrb(m_axi_spi_WSTRB),
s_axi_wvalid(m_axi_spi_WVALID),
sck_i(spi_sck_i),
sck_o(spi_sck_o),
sck_t(spi_sck_t),
ss_i(spi_sck_t),
ss_o(spi_ss_i),
ss_o(spi_ss_o),
ss_t(spi_ss_t)
}
```

**AXI Standard SPI** 

# inst\_axi\_uart

```
axi_uart inst_axi_uart (
interrupt(axi_uartlite_irq),
rx(UART_rxd),
s_axi_aclk(axi_cpu_clk),
s_axi_araddr(m_axi_uart_ARADDR[3:0]),
s_axi_aresetn(sys_rstgen_peripheral_aresetn),
s_axi_arready(m_axi_uart_ARREADY),
s_axi_arvalid(m_axi_uart_ARVALID),
s_axi_awaddr(m_axi_uart_AWADDR[3:0]),
s_axi_awready(m_axi_uart_AWREADY),
s_axi_awvalid(m_axi_uart_AWVALID),
s_axi_bready(m_axi_uart_BREADY),
s_axi_bresp(m_axi_uart_BRESP),
s\_axi\_bvalid(m\_axi\_uart\_BVALID),
s_axi_rdata(m_axi_uart_RDATA),
s_axi_rready(m_axi_uart_RREADY),
s_axi_rresp(m_axi_uart_RRESP),
s_axi_rvalid(m_axi_uart_RVALID),
s_axi_wdata(m_axi_uart_WDATA),
s_axi_wready(m_axi_uart_WREADY),
s_axi_wstrb(m_axi_uart_WSTRB),
```

AXI UART LITE

# inst\_axi\_double\_timer

```
axi_double_timer inst_axi_double_timer (
capturetrig0(1'b0),
capturetrig1(1'b0),
generateout0(),
generateout1(),
pwm0(pwm0),
interrupt(axi_timer_irq),
freeze(1'b0),
s_axi_aclk(axi_cpu_clk),
s_axi_araddr(m_axi_timer_ARADDR[4:0]),
s\_axi\_aresetn(sys\_rstgen\_peripheral\_aresetn),
s_axi_arready(m_axi_timer_ARREADY),
s_axi_arvalid(m_axi_timer_ARVALID),
s_axi_awaddr(m_axi_timer_AWADDR[4:0]),
s_axi_awready(m_axi_timer_AWREADY),
s\_axi\_awvalid(m\_axi\_timer\_AWVALID),\\
s_axi_bready(m_axi_timer_BREADY),
s_axi_bresp(m_axi_timer_BRESP),
s_axi_bvalid(m_axi_timer_BVALID),
s_axi_rdata(m_axi_timer_RDATA),
s_axi_rready(m_axi_timer_RREADY),
s_axi_rresp(m_axi_timer_RRESP),
s_axi_rvalid(m_axi_timer_RVALID),
s_axi_wdata(m_axi_timer_WDATA),
s_axi_wready(m_axi_timer_WREADY),
s_axi_wstrb(m_axi_timer_WSTRB),
s_axi_wvalid(m_axi_timer_WVALID)
```

# inst\_axi\_tft\_vga

```
axi_tft_vga inst_axi_tft_vga (
s_axi_aclk(axi_cpu_clk),
s_axi_aresetn(sys_rstgen_peripheral_aresetn),
m_axi_aclk(axi_ddr_ctrl_ui_clk),
{\tt m\_axi\_aresetn(ddr\_rstgen\_peripheral\_aresetn),}
md_error(),
ip2intc_irpt(axi_tft_irq),
m_axi_arready(s_axi_dma_vga_arready),
m_axi_arvalid(s_axi_dma_vga_arvalid),
m_axi_araddr(s_axi_dma_vga_araddr),
m_axi_arlen(s_axi_dma_vga_arlen),
m_axi_arsize(s_axi_dma_vga_arsize),
m_axi_arburst(s_axi_dma_vga_arburst),
m_axi_arprot(s_axi_dma_vga_arprot),
m_axi_arcache(s_axi_dma_vga_arcache),
m_axi_rready(s_axi_dma_vga_rready),
m_axi_rvalid(s_axi_dma_vga_rvalid),
m_axi_rdata(s_axi_dma_vga_rdata),
m_axi_rresp(s_axi_dma_vga_rresp),
m_axi_rlast(s_axi_dma_vga_rlast),
m_axi_awready(s_axi_dma_vga_awready),
m_axi_awvalid(s_axi_dma_vga_awvalid),
m_axi_awaddr(s_axi_dma_vga_awaddr),
m_axi_awlen(s_axi_dma_vga_awlen),
m_axi_awsize(s_axi_dma_vga_awsize),
m_axi_awburst(s_axi_dma_vga_awburst),
m_axi_awprot(s_axi_dma_vga_awprot),
m_axi_awcache(s_axi_dma_vga_awcache),
m_axi_wready(s_axi_dma_vga_wready),
m_axi_wvalid(s_axi_dma_vga_wvalid),
```

```
m_axi_wdata(s_axi_dma_vga_wdata),
m_axi_wstrb(s_axi_dma_vga_wstrb),
\\ {\tt m\_axi\_wlast(s\_axi\_dma\_vga\_wlast),}
m_axi_bready(s_axi_dma_vga_bready),
m_axi_bvalid(s_axi_dma_vga_bvalid),
m_axi_bresp(s_axi_dma_vga_bresp),
s_axi_awaddr(m_axi_vga_AWADDR),
s_axi_awvalid(m_axi_vga_AWVALID),
s_axi_awready(m_axi_vga_AWREADY),
s_axi_wdata(m_axi_vga_WDATA),
s_axi_wstrb(m_axi_vga_WSTRB),
s_axi_wvalid(m_axi_vga_WVALID),
s_axi_wready(m_axi_vga_WREADY),
s_axi_bresp(m_axi_vga_BRESP),
s_axi_bvalid(m_axi_vga_BVALID),
s_axi_bready(m_axi_vga_BREADY),
s_axi_araddr(m_axi_vga_ARADDR),
s_axi_arvalid(m_axi_vga_ARVALID),
s_axi_arready(m_axi_vga_ARREADY),
s_axi_rdata(m_axi_vga_RDATA),
s_axi_rresp(m_axi_vga_RRESP),
s_axi_rvalid(m_axi_vga_RVALID),
s_axi_rready(m_axi_vga_RREADY),
sys_tft_clk(tft_clk),
tft_hsync(vga_hsync),
tft_vsync(vga_vsync),
tft_de(),
tft_dps(),
tft_vga_clk(),
tft_vga_r(vga_r),
tft_vga_g(vga_g),
tft_vga_b(vga_b)
```

# inst\_sdio\_top

```
sdio_top #(
ADDRESS_WIDTH(32),
OPT_DMA(1),
AXI_IW(4)
) inst_sdio_top ( .i_clk(axi_cpu_clk), .i_reset(sys_rstgen_peripheral_reset)
```

AXI SD CARD Module (CRAP TO BE REMOVED AND CHANGED)

# inst\_clk\_wiz\_1

```
clk_wiz_1 inst_clk_wiz_1 (
    clk_in1(sys_clk),
    clk_out1(axi_cpu_clk),
    clk_out2(ddr_clk),
    clk_out3(tft_clk)
)
```

Generate system clocks

# inst\_ddr\_rstgen

```
ddr_rstgen inst_ddr_rstgen (
    aux_reset_in(axi_ddr_ctrl_ui_clk_sync_rst),
    dcm_locked(axi_ddr_ctrl_mmcm_locked),
    ext_reset_in(sys_rstn & s_axi_dma_axixclk_aresetn),
    mb_debug_sys_rst(debug_rst),
    peripheral_reset(ddr_rstgen_peripheral_reset),
    peripheral_aresetn(ddr_rstgen_peripheral_aresetn),
    slowest_sync_clk(axi_ddr_ctrl_ui_clk)
)
```

Generate DDR Reset

# inst\_axixclk

```
axixclk #(
```

AXI Cross clock for DMA to DDR Memory

# inst\_axilite\_perf\_xbar

```
axilxbar #(

C_AXI_DATA_WIDTH(32),

C_AXI_ADDR_WIDTH(32),

NM(1),

NS(7),

SLAVE_ADDR({{32'h44A70000}, {32'h44A60000}, {32'h44A50000}, {32'h44A40000}, {32'h44A40000}, {32'h6666000}, {32'h6666000}, {32'h6666000}, {32'h6666000}, {32'h6666000}, {32'h66660000}, {32'h6660000}, {32'h660000}, {32'h66000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h660000}, {32'h
```

AXI Lite Crossbar for slow speed devices .. sdio, tft vga, double timer, ethernet, spi, qspi, uart, gpio

# inst\_axi\_mem\_xbar

```
axixbar #(

C_AXI_DATA_WIDTH(32),

C_AXI_ADDR_WIDTH(32),

C_AXI_ID_WIDTH(4),

NM(3),

NS(1),

SLAVE_ADDR({{32'h90000000}}),

SLAVE_MASK({{32'hc0000000}})

) inst_axi_mem_xbar ( .S_AXI_ACLK(axi_ddr_ctrl_ui_clk), .S_AXI_ARESETN(ddr_ui_clk))
```

AXI Crossbar .. IBUS/DBUS @ 0x90000000 plus 2 dma cores. single Large RAM slave, 0xC0000000 is 1 GB mask (0x40000000 twos compliment).

# inst\_veronica

```
Veronica inst_veronica (
io_aclk(axi_cpu_clk),
io_arst(sys_rstgen_peripheral_reset),
io_debug_rst(debug_rst),
io_ddr_clk(axi_ddr_ctrl_ui_clk),
io_ddr_rst(ddr_rstgen_peripheral_reset),
io_irq({{128-9{1'b0}}}, spio_irq, axi_timer_irq, axi_tft_irq, axi_quad_spi_
_JTAG_IO
io_jtag_tms(tms),
io_jtag_tdi(tdi),
io_jtag_tdo(tdo),
io_jtag_tck(tck),
endif
m_axi_acc_araddr(M_AXI_araddr),
m_axi_acc_arprot(M_AXI_arprot),
m_axi_acc_arready(M_AXI_arready),
m_axi_acc_arvalid(M_AXI_arvalid),
m_axi_acc_awaddr(M_AXI_awaddr),
m_axi_acc_awprot(M_AXI_awprot),
m_axi_acc_awready(M_AXI_awready),
m_axi_acc_awvalid(M_AXI_awvalid),
m_axi_acc_bready(M_AXI_bready),
m_axi_acc_bresp(M_AXI_bresp),
m_axi_acc_bvalid(M_AXI_bvalid),
m_axi_acc_rdata(M_AXI_rdata),
m_axi_acc_rready(M_AXI_rready),
m_axi_acc_rresp(M_AXI_rresp),
m_axi_acc_rvalid(M_AXI_rvalid),
m_axi_acc_wdata(M_AXI_wdata),
m_axi_acc_wready(M_AXI_wready),
m_axi_acc_wstrb(M_AXI_wstrb),
m_axi_acc_wvalid(M_AXI_wvalid),
m_axi_perf_araddr(s_axi_perf_ARADDR),
```

```
m_axi_perf_arready(s_axi_perf_ARREADY),
m_axi_perf_arvalid(s_axi_perf_ARVALID),
m_axi_perf_arprot(s_axi_perf_ARPROT),
m_axi_perf_awaddr(s_axi_perf_AWADDR),
m_axi_perf_awprot(s_axi_perf_AWPROT),
m_axi_perf_awready(s_axi_perf_AWREADY),
m_axi_perf_awvalid(s_axi_perf_AWVALID),
m_axi_perf_bready(s_axi_perf_BREADY),
m_axi_perf_bresp(s_axi_perf_BRESP),
m_axi_perf_bvalid(s_axi_perf_BVALID),
m_axi_perf_rdata(s_axi_perf_RDATA),
m_axi_perf_rready(s_axi_perf_RREADY),
m_axi_perf_rresp(s_axi_perf_RRESP),
m_axi_perf_rvalid(s_axi_perf_RVALID),
m_axi_perf_wdata(s_axi_perf_WDATA),
m_axi_perf_wready(s_axi_perf_WREADY),
m_axi_perf_wstrb(s_axi_perf_WSTRB),
m_axi_perf_wvalid(s_axi_perf_WVALID),
m_axi_mbus_araddr(s_axi_mbus_ARADDR),
m_axi_mbus_arburst(s_axi_mbus_ARBURST),
m_axi_mbus_arcache(s_axi_mbus_ARCACHE),
m_axi_mbus_arid(s_axi_mbus_ARID),
m_axi_mbus_arlen(s_axi_mbus_ARLEN),
m_axi_mbus_arprot(s_axi_mbus_ARPROT),
{\tt m\_axi\_mbus\_arready(s\_axi\_mbus\_ARREADY),}
m_axi_mbus_arsize(s_axi_mbus_ARSIZE),
m_axi_mbus_arvalid(s_axi_mbus_ARVALID),
m_axi_mbus_awaddr(s_axi_mbus_AWADDR),
m_axi_mbus_awburst(s_axi_mbus_AWBURST),
m_axi_mbus_awcache(s_axi_mbus_AWCACHE),
m_axi_mbus_awid(s_axi_mbus_AWID),
m_axi_mbus_awlen(s_axi_mbus_AWLEN),
m_axi_mbus_awprot(s_axi_mbus_AWPROT),
```

```
m_axi_mbus_awready(s_axi_mbus_AWREADY),
m_axi_mbus_awsize(s_axi_mbus_AWSIZE),
\verb|m_axi_mbus_awvalid(s_axi_mbus_AWVALID)|,\\
m_axi_mbus_bid(s_axi_mbus_BID),
{\tt m\_axi\_mbus\_bready(s\_axi\_mbus\_BREADY),}
{\tt m\_axi\_mbus\_bvalid(s\_axi\_mbus\_BVALID),}
m_axi_mbus_rdata(s_axi_mbus_RDATA),
m_axi_mbus_rid(s_axi_mbus_RID),
m_axi_mbus_rlast(s_axi_mbus_RLAST),
m_axi_mbus_rready(s_axi_mbus_RREADY),
m_axi_mbus_rvalid(s_axi_mbus_RVALID),
m_axi_mbus_wdata(s_axi_mbus_WDATA),
m_axi_mbus_wlast(s_axi_mbus_WLAST),
m_axi_mbus_wready(s_axi_mbus_WREADY),
m_axi_mbus_wstrb(s_axi_mbus_WSTRB),
m_axi_mbus_wvalid(s_axi_mbus_WVALID),
m_axi_mbus_arqos(s_axi_mbus_ARQOS),
m_axi_mbus_arlock(s_axi_mbus_ARLOCK),
m_axi_mbus_awqos(s_axi_mbus_AWQOS),
m_axi_mbus_awlock(s_axi_mbus_AWLOCK),
m_axi_mbus_rresp(s_axi_mbus_RRESP),
m_axi_mbus_bresp(s_axi_mbus_BRESP)
```

Veronica AXI Vexriscv CPU

# inst\_sys\_rstgen

```
sys_rstgen inst_sys_rstgen (
    aux_reset_in(axi_ddr_ctrl_ui_clk_sync_rst),
    dcm_locked(axi_ddr_ctrl_mmcm_locked),
    ext_reset_in(sys_rstn),
    interconnect_aresetn(sys_rstgen_interconnect_aresetn),
    mb_debug_sys_rst(debug_rst),
    peripheral_reset(sys_rstgen_peripheral_reset),
    .
```

Generate general system resets

# system\_wrapper.v

### **AUTHORS**

# **JAY CONVERTINO**

### **DATES**

### 2024/11/25

# **INFORMATION**

### **Brief**

System wrapper for ps.

### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## system\_wrapper

```
module system_wrapper (
    input
    tck,
    input
    tms,
    input
    tdi,
    output
    tdo,
```

```
input
clk,
input
resetn,
                                                                        inout [
12:0]
ddr2_addr,
                                                                       inout [
2:0]
ddr2_ba,
inout
ddr2_cas_n,
inout
ddr2_ck_n,
inout
ddr2_ck_p,
inout
ddr2_cke,
inout
ddr2_cs_n,
                                                                       inout [
1:0]
ddr2_dm,
                                                                        inout [
15:0]
ddr2_dq,
                                                                       inout [
1:0]
ddr2_dqs_n,
                                                                       inout [
1:0]
ddr2_dqs_p,
inout
ddr2_odt,
inout
ddr2_ras_n,
inout
ddr2_reset_n,
inout
ddr2_we_n,
output
eth_mdc,
inout
eth_mdio,
input
eth_rstn,
input
eth_crsdv,
input
eth_rxerr,
                                                                        input [
1:0]
eth_rxd,
output
eth_txen,
                                                                       output [
1:0]
eth_txd,
output
eth_refclk,
input
eth_50mclk,
                                                                      output [
3:0]
vga_r,
                                                                     output [
```

```
3:0]
vga_g,
                                                                       output [
3:0]
vga_b,
output
vga_hs,
output
vga_vs,
                                                                        output [
15:0]
leds,
                                                                         input [
15:0]
slide_switches,
input
ftdi_tx,
output
ftdi_rx,
input
ftdi_rts,
output
ftdi_cts,
                                                                         inout [
3:0]
qspi_dq,
output
qspi_csn,
output
sd_reset,
input
sd_cd,
output
sd_sck,
inout
sd_cmd,
                                                                        inout [
3:0]
sd_dat
```

System wrapper for Vexriscv Veronica RISCV ps.

### **Ports**

```
JTAG
tck
ifdef _JTAG_IO input
                      JTAG
tms
tdi
                      JTAG
input
tdo
                      JTAG
output
clk
                      Master Input Clock
endif input
resetn
                      Master Reset Input
input
ddr2_addr
                      DDR interface
inout[ 12: 0]
ddr2_ba
                      DDR interface
inout[ 2: 0]
```

ddr2\_cas\_n DDR interface inout ddr2\_ck\_n DDR interface inout ddr2\_ck\_p DDR interface DDR interface ddr2\_cke DDR interface ddr2\_cs\_n inout DDR interface ddr2\_dm inout[ 1: 0] ddr2\_dq DDR interface inout[ 15: 0] DDR interface ddr2\_dqs\_n inout[ 1: 0] ddr2\_dqs\_p DDR interface inout[ 1: 0] DDR interface ddr2\_odt ddr2\_ras\_n DDR interface DDR interface ddr2\_reset\_n DDR interface ddr2\_we\_n inout ethernet interface eth\_mdc output eth mdio ethernet interface inout ethernet interface eth\_rstn input eth crsdv ethernet interface eth\_rxerr ethernet interface input eth\_rxd ethernet interface input[ 1: 0] eth\_txen ethernet interface output eth\_txd ethernet interface output[ 1: 0] eth\_refclk ethernet interface output eth\_50mclk ethernet interface input vga interface vga\_r output[ 3: 0] vga\_g output[ 3: 0] vga interface

vga\_b vga interface output[ 3: 0] vga interface vga\_hs vga\_vs vga interface leds board leds output[ 15: 0] slide\_switches board slide switches input[ 15: 0] ftdi\_tx FTDI UART TX input ftdi\_rx FTDI UART RX output ftdi\_rts FTDI UART RTS input FTDI UART CTS ftdi\_cts output qspi\_dq QUAD SPI inout[ 3: 0] qspi\_csn QUAD SPI sd reset SD CARD Reset SD CARD CD sd\_cd input sd\_sck SD CARD sck SD CARD cmd sd\_cmd

### **INSTANTIANTED MODULES**

SD CARD dat

# inst\_util\_mii\_to\_rmii

inout sd\_dat

inout[ 3: 0]

```
util_mii_to_rmii #(
    ...
INTF_CFG(0),
    ...
RATE_10_100(0)
) inst_util_mii_to_rmii ( .mac_tx_en(MII_tx_en), .mac_txd(MII_txd), .mac_tx
```

convert from mii to rmii (UNTESTED)

### inst\_system\_ps\_wrapper

```
system_ps_wrapper inst_system_ps_wrapper (
```

```
`ifdef
_JTAG_IO
tck(tck),
tms(tms),
tdi(tdi),
tdo(tdo),
endif
DDR_addr(ddr2_addr),
DDR_ba(ddr2_ba),
DDR_cas_n(ddr2_cas_n),
DDR_ck_n(ddr2_ck_n),
DDR_ck_p(ddr2_ck_p),
DDR_cke(ddr2_cke),
DDR_cs_n(ddr2_cs_n),
DDR_dm(ddr2_dm),
DDR_dq(ddr2_dq),
DDR_dqs_n(ddr2_dqs_n),
DDR_dqs_p(ddr2_dqs_p),
DDR_odt(ddr2_odt),
DDR_ras_n(ddr2_ras_n),
DDR_we_n(ddr2_we_n),
IRQ(3'b000),
MDIO_mdc(eth_mdc),
MDIO_mdio_io(eth_mdio),
MII_col(MII_col),
MII_crs(MII_crs),
MII_rst_n(MII_rst_n),
MII_rx_clk(MII_rx_clk),
MII_rx_dv(MII_rx_dv),
MII_rx_er(MII_rx_er),
MII_rxd(MII_rxd),
MII_tx_clk(MII_tx_clk),
MII_tx_en(MII_tx_en),
MII_txd(MII_txd),
```

```
M_AXI_araddr(),
M_AXI_arprot(),
M_AXI_arready(1'b1),
M_AXI_arvalid(),
M_AXI_awaddr(),
M_AXI_awprot(),
M_AXI_awready(1'b1),
M_AXI_awvalid(),
M_AXI_bready(),
M_AXI_bresp(3'b000),
M_AXI_bvalid(2'b00),
M_AXI_rdata(32'h00000000),
M_AXI_rready(),
M_AXI_rresp(3'b000),
M_AXI_rvalid(1'b00),
M_AXI_wdata(),
M_AXI_wready(1'b1),
M_AXI_wstrb(),
M_AXI_wvalid(),
QSPI_0_io0_io(qspi_dq[0]),
QSPI_0_io1_io(qspi_dq[1]),
QSPI_0_io2_io(qspi_dq[2]),
QSPI_0_io3_io(qspi_dq[3]),
QSPI_0_ss_io(qspi_csn),
UART_rxd(ftdi_tx),
UART_txd(ftdi_rx),
gpio_io_i(slide_switches),
gpio_io_o(leds),
gpio_io_t(),
s_axi_clk(),
spi_io0_i(1'b0),
spi_io0_o(),
spi_io0_t(),
```

```
spi_io1_i(1'b0),
spi_io1_o(),
spi_io1_t(),
spi_sck_i(1'b0),
spi_sck_o(),
spi_sck_t(),
spi_ss_i(1'b0),
spi_ss_o(),
spi_ss_t(),
sys_clk(clk),
sys_rstn(resetn),
vga_hsync(vga_hs),
vga_vsync(vga_vs),
vga_r(s_vga_r),
vga_g(s_vga_g),
vga_b(s_vga_b),
sd_resetn(s_sd_resetn),
sd_cd(sd_cd),
sd_sck(sd_sck),
sd_cmd(sd_cmd),
sd_dat(sd_dat)
```

Wraps all of the RISCV CPU core and its devices.

# System\_wrapper.v AUTHORS JAY CONVERTINO DATES 2024/11/25 INFORMATION

### **Brief**

System wrapper for ps (INCOMPLETE, CURRENTLY HAS OLD MURAX CODE.. DO NOT USE).

### **License MIT**

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### system\_wrapper

System wrapper for (INCOMPLETE, CURRENTLY HAS OLD MURAX CODE).