











TLC59025

SLVS934B -JUNE 2009-REVISED JULY 2015

## TLC59025 Low-Power 16-Channel Constant-Current LED Sink Driver


#### **Features**

- 16 Constant Current Output Channels
- Matches Industry Standard IOUT to External Resistor Ratio
- Constant Output Current Invariant to Load Voltage Change
- Output Current Accuracy:
  - Between Channels: < ±5% (Maximum)</li>
  - Between ICs: < ±6% (Maximum)</li>
- Constant Output Current Range: 3 mA to 45 mA
- Output Current Adjusted By External Resistor
- Fast Response of Output Current, OE (Minimum):
- 30 MHz Clock Frequency
- Schmitt-Trigger Inputs
- 3.0 V to 5.5 V Supply Voltage
- Thermal Shutdown for Overtemperature Protection
- ESD Performance: 1 kV HBM

## **Applications**

- Gaming Machine / Entertainment
- **General LED Applications**
- LED Display Systems
- Signs LED Lighting
- White Goods

### **Typical Application Diagram**



## 3 Description


The TLC59025 device is designed for LED displays and LED lighting applications. The TLC59025 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC59025 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of VF variations. Used in system design for LED display applications (for example, LED panels), the TLC59025 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor, Rext, which gives flexibility in controlling the light intensity of LEDs. TLC59025 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

The serial data is transferred into TLC59025 through SDI, shifted in the shift register, and transferred out through SDO. LE can latch the serial data in the shift register to the output latch.  $\overline{OE}$  enables the output drivers to sink current.

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC59025	SSOP (24)	8.65 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1	Features 1	8 Detailed Description	. 13
2	Applications 1	8.1 Overview	. 13
3	Description 1	8.2 Functional Block Diagram	13
4	Revision History2	8.3 Feature Description	. 13
5	Pin Configuration and Functions	8.4 Device Functional Modes	13
6	Specifications4	9 Application and Implementation	. 14
•	6.1 Absolute Maximum Ratings	9.1 Application Information	. 14
	6.2 ESD Ratings	9.2 Typical Application	. 15
	6.3 Recommended Operating Conditions	10 Power Supply Recommendations	. 16
	6.4 Thermal Information	11 Layout	. 16
	6.5 Electrical Characteristics for 3-V Input Voltage 5	11.1 Layout Guidelines	. 16
	6.6 Electrical Characteristics for 5.5-V Input Voltage 6	11.2 Layout Example	. 16
	6.7 Power Dissipation Ratings	12 Device and Documentation Support	. 17
	6.8 Timing Requirements	12.1 Community Resources	. 17
	6.9 Switching Characteristics for 3-V Input Voltage 8	12.2 Trademarks	. 17
	6.10 Switching Characteristics for 5.5-V Input Voltage 9	12.3 Electrostatic Discharge Caution	. 17
	6.11 Typical Characteristics 10	12.4 Glossary	
7	Parameter Measurement Information 11	13 Mechanical, Packaging, and Orderable Information	. 17

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Revision A (March 2013) to Revision B

**Page** 

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
  Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
  and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



## 5 Pin Configuration and Functions



**Pin Functions** 

NAME	NO.	1/0	DESCRIPTION
CLK	3	I	Clock input for data shift on rising edge
GND	1	_	Ground for control logic and current sink
LE	4	I	Data strobe input Serial data is transferred to the respective latch when LE is high. The data is latched when LE goes low. LE has an internal pulldown resistor.
ŌĒ	21	I	Output enable When $\overline{\text{OE}}$ is active (low), the output drivers are enabled. When $\overline{\text{OE}}$ is high, all output drivers are turned OFF (blanked). $\overline{\text{OE}}$ has an internal pullup resistor.
<del>OUT0</del>	5	0	Constant-current output
OUT1	6	0	Constant-current output
OUT2	7	0	Constant-current output
OUT3	8	0	Constant-current output
OUT4	9	0	Constant-current output
OUT5	10	0	Constant-current output
OUT6	11	0	Constant-current output
OUT7	12	0	Constant-current output
OUT8	13	0	Constant-current output
OUT9	14	0	Constant-current output
OUT10	15	0	Constant-current output
OUT11	16	0	Constant-current output
OUT12	17	0	Constant-current output
OUT13	18	0	Constant-current output
OUT14	19	0	Constant-current output
OUT15	20	0	Constant-current output
R-EXT	23	1	Input used to connect an external resistor (R <sub>ext</sub> ) for setting output currents



## Pin Functions (continued)

ı	PIN	1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
SDI	2	I	Serial-data input to the Shift register	
SDO	22	0	Serial-data output to the following SDI of next driver IC or to the microcontroller	
VDD	24	_	Supply voltage	

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	0	7	V
$V_{I}$	Input voltage	-0.4	$V_{DD} + 0.4$	٧
Vo	Output voltage	-0.5	20	V
I <sub>OUT</sub>	Output current		45	mA
$I_{GND}$	GND terminal current		750	mA
$T_{J}$	Operating virtual-junction temperature	-40	150	ů
T <sub>stg</sub>	Storage temperature	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
\/	Flootroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage		3	5.5	V
Vo	Output voltage			17	V
$V_{IH}$	Input voltage		$0.7 \times V_{DD}$	$V_{DD} + 0.4$	V
$V_{IL}$	Output voltage		GND	$0.3 \times V_{DD}$	V
	Outrot coment	V <sub>O</sub> ≥ 0.6 V	3		mA
I <sub>OUT</sub>	Output current	V <sub>O</sub> ≥ 1.0 V		45	mA
I <sub>OH</sub>	High-level output current, source		-1		mA
I <sub>OL</sub>	Low-level output current, sink		1		mA
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



### 6.4 Thermal Information

THERMAL METRIC (1)			TLC59025 DBQ (SSOP) 24 PINS	UNIT
	Junction-to-ambient thermal resistance	Mounted on JEDEC 1-layer board (JESD 51-3), No airflow	99.8	°C/W
$R_{\theta JA}$		Mounted on JEDEC 4-layer board (JESD 51-7), No airflow	61	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics for 3-V Input Voltage

 $V_{DD} = 3 \text{ V}, T_{J} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>leak</sub>	Output leakage current	V <sub>OH</sub> = 17 V	$T_J = 25^{\circ}C$			0.5	μA
'leak	Output leakage current	VOH = 17 V	$T_J = 125^{\circ}C$			2	μΛ
$V_{OH}$	High-level output voltage	SDO, $I_{OL} = -1 \text{ mA}$		$V_{DD} - 0.4$			V
$V_{OL}$	Low-level output voltage	SDO, $I_{OH} = 1 \text{ mA}$				0.4	V
IO(1)	Output current 1	$V_{OUT} = 0.6 \text{ V}, R_{ext} =$		13		mΑ	
	Output current error, die-die	$I_{OL} = 13 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	6 V, $R_{ext} = 1440 \Omega$ ,		±3%	±6%	
	Output current error, channel-to- channel	$I_{OL} = 13 \text{ mA}, V_O = 0.6 \text{ V}, R_{ext} = 1440 \Omega,$ $T_J = 25^{\circ}\text{C}$			2		
	Output current 2	$V_0 = 0.8 \text{ V}, R_{ext} = 72$	0 Ω		26		mA
I <sub>O(2)</sub>	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$		±3%	±6%		
	Output current error, channel-to- channel	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$		±1.5%	±5%		
I <sub>OUT</sub> vs	Output current vs	$V_{O} = 1 \text{ V to 3 V, } I_{O} =$	V <sub>O</sub> = 1 V to 3 V, I <sub>O</sub> = 13 mA		±0.1		0/ /\ /
V <sub>OUT</sub>	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V},$	I <sub>O</sub> = 13 mA to 45 mA		±1		%/V
	Pullup resistance	ŌĒ			500		kΩ
	Pulldown resistance	LE			500		kΩ
T <sub>sd</sub>	Overtemperature shutdown (1)			150	175	200	°C
T <sub>hys</sub>	Restart temperature hysteresis				15		°C
		R <sub>ext</sub> = Open			7	10	
$I_{DD}$	Supply current	R <sub>ext</sub> = 1440 Ω			9	12	mA
		R <sub>ext</sub> = 720 Ω			11	13	
C <sub>IN</sub>	Input capacitance	$V_I = V_{DD}$ or GND, CL	K, SDI, SDO, OE			10	pF

<sup>(1)</sup> Specified by design



## 6.6 Electrical Characteristics for 5.5-V Input Voltage

 $V_{DD} = 5.5 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>leak</sub>	Output leakage current	V <sub>OH</sub> = 17 V	T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C			0.5	μΑ
V <sub>OH</sub>	High-level output voltage	SDO, I <sub>OL</sub> = -1 mA		V <sub>DD</sub> - 0.4			V
V <sub>OL</sub>	Low-level output voltage	SDO, I <sub>OH</sub> = 1 mA				0.4	V
	Output current 1	$V_{OUT} = 0.6 \text{ V}, R_{ext}$	= 1440 Ω		13		mA
V <sub>OL</sub> $I_{O(1)}$ $I_{O(2)}$ $I_{OUT} vs$ $V_{OUT}$	Output current error, die-die	I <sub>OL</sub> = 13 mA, V <sub>O</sub> = T <sub>J</sub> = 25°C	$0.6 \text{ V}, \text{ R}_{\text{ext}} = 1440 \ \Omega,$		±3%	±6%	
	Output current error, channel-to- channel	I <sub>OL</sub> = 13 mA, V <sub>O</sub> = T <sub>J</sub> = 25°C		±1.5%	±5%		
	Output current 2	$V_0 = 0.8 \text{ V}, R_{ext} =$	720 Ω		26		mA
I <sub>O(2)</sub>	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$		±3%	±6%		
	Output current error, channel-to- channel	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$		±1.5%	±5%		
I <sub>OUT</sub> vs	Output current vs	$V_O = 1 \text{ V to } 3 \text{ V}$ , I	O = 26 mA		±0.1		0/ /\ /
V <sub>OUT</sub>	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5$	V, I <sub>O</sub> = 13 mA to 45 mA		±1		%/V
	Pullup resistance	ŌĒ			500		kΩ
	Pulldown resistance	LE			500		kΩ
T <sub>sd</sub>	Overtemperature shutdown (1)			150	175	200	°C
T <sub>hys</sub>	Restart temperature hysteresis				15		°C
		R <sub>ext</sub> = Open			9	11	
$I_{DD}$	Supply current	$R_{\text{ext}} = 1440 \ \Omega$			12	14	mA
		$R_{\text{ext}} = 720 \ \Omega$			14	16	
C <sub>IN</sub>	Input capacitance	$V_I = V_{DD}$ or GND,	CLK, SDI, SDO, OE			10	pF

<sup>(1)</sup> Specified by design

6.7 Power Dissipation Ratings

				MIN	MAX	UNIT
P <sub>D</sub>	Power dissipation	Mounted on JEDEC 4-layer board (JESD 51-7), No airflow, $T_A = 25^{\circ}C$ , $T_J = 125^{\circ}C$	DBQ package		1.6	W



## 6.8 Timing Requirements

 $V_{DD}$  = 3 V to 5.5 V (unless otherwise noted)

			MIN	MAX	UNIT
t <sub>w(L)</sub>	LE pulse duration		15		ns
t <sub>w(CLK)</sub>	CLK pulse duration		15		ns
t <sub>w(OE)</sub>	OE pulse duration		300		ns
t <sub>su(D)</sub>	Setup time for SDI		3		ns
t <sub>h(D)</sub>	Hold time for SDI		2		ns
t <sub>su(L)</sub>	Setup time for LE		5		ns
t <sub>h(L)</sub>	Hold time for LE		5		ns
f <sub>CLK</sub>	Clock frequency	Cascade operation		30	MHz




Figure 1. Timing Diagram



## 6.9 Switching Characteristics for 3-V Input Voltage

 $V_{DD} = 3 \text{ V}, T_{J} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH1</sub>	Low-to-high propagation delay time, CLK to OUTn		30	45	60	ns
t <sub>PLH2</sub>	Low-to-high propagation delay time, LE to OUTn		30	45	60	ns
t <sub>PLH3</sub>	Low-to-high propagation delay time, OE to OUTn		30	45	60	ns
t <sub>PLH4</sub>	Low-to-high propagation delay time, CLK to SDO			30	40	ns
t <sub>PHL1</sub>	High-to-low propagation delay time, CLK to OUTn		40	65	100	ns
t <sub>PHL2</sub>	High-to-low propagation delay time, LE to OUTn		40	65	100	ns
t <sub>PHL3</sub>	High-to-low propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		40	65	100	ns
t <sub>PHL4</sub>	High-to-low propagation delay time, CLK to SDO			30	40	ns
t <sub>w(CLK)</sub>	Pulse duration, CLK	$V_{IH} = V_{DD}, V_{IL} = GND,$	15			ns
$t_{w(L)}$	Pulse duration LE	$R_{\text{ext}} = 720 \ \Omega, \ V_{\text{L}} = 4 \ V,$ $R_{\text{L}} = 88 \ \Omega, \ C_{\text{L}} = 10 \ \text{pF}$	15			ns
$t_{w(OE)}$	Pulse duration, OE	$R_L = 88 \Omega, C_L = 10 pF$	300			ns
$t_{h(D)}$	Hold time, SDI		2			ns
$t_{su(D)}$	Setup time, SDI		3			ns
t <sub>h(L)</sub>	Hold time, LE		5			ns
t <sub>su(L)</sub>	Setup time, LE		5			ns
t <sub>r</sub>	Rise time, CLK (1)				500	ns
t <sub>f</sub>	Fall time, CLK (1)				500	ns
t <sub>or</sub>	Rise time, outputs (off)		35	50	70	ns
t <sub>of</sub>	Rise time, outputs (on)		15	50	120	ns
f <sub>CLK</sub>	Clock frequency	Cascade operation			30	MHz

<sup>(1)</sup> If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.



## 6.10 Switching Characteristics for 5.5-V Input Voltage


 $V_{DD} = 5.5 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH1</sub>	Low-to-high propagation delay time, CLK to OUTn		20	35	55	ns
t <sub>PLH2</sub>	Low-to-high propagation delay time, LE to OUTn		20	35	55	ns
t <sub>PLH3</sub>	Low-to-high propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		20	35	55	ns
t <sub>PLH4</sub>	Low-to-high propagation delay time, CLK to SDO			20	30	ns
t <sub>PHL1</sub>	High-to-low propagation delay time, CLK to OUTn		15	28	42	ns
t <sub>PHL2</sub>	High-to-low propagation delay time, LE to OUTn		15	28	42	ns
t <sub>PHL3</sub>	High-to-low propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		15	28	42	ns
t <sub>PHL4</sub>	High-to-low propagation delay time, CLK to SDO			20	30	ns
t <sub>w(CLK)</sub>	Pulse duration, CLK	$V_{IH} = V_{DD}, V_{II} = GND,$	10			ns
t <sub>w(L)</sub>	Pulse duration LE	$R_{\text{ext}} = 720  \Omega,  V_{\text{L}} = 4  \text{V},$ $R_{\text{L}} = 88  \Omega,  C_{\text{L}} = 10  \text{pF}$	10			ns
t <sub>w(OE)</sub>	Pulse duration, OE	$R_L = 88 \Omega, C_L = 10 pF$	200			ns
t <sub>h(D)</sub>	Hold time, SDI		2			ns
t <sub>su(D)</sub>	Setup time, SDI		3			ns
t <sub>h(L)</sub>	Hold time, LE		5			ns
t <sub>su(L)</sub>	Setup time, LE		5			ns
t <sub>r</sub>	Rise time, CLK (1)				500	ns
t <sub>f</sub>	Fall time, CLK <sup>(1)</sup>				500	ns
t <sub>or</sub>	Rise time, outputs (off)		25	45	65	ns
t <sub>of</sub>	Rise time, outputs (on)		7	12	20	ns
f <sub>CLK</sub>	Clock frequency	Cascade operation			30	MHz

<sup>(1)</sup> If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.



## 6.11 Typical Characteristics



Submit Documentation Feedback



## 7 Parameter Measurement Information




Figure 5. Test Circuit for Electrical Characteristics




Figure 6. Test Circuit for Switching Characteristics



## **Parameter Measurement Information (continued)**




Figure 7. Normal Mode Timing Waveforms

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The TLC59025 is a 16-channel LED driver designed for LED displays and LED lighting applications. The TLC59025 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC59025 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of VF variations. Used in system design for LED display applications (for example, LED panels), the TLC59025 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor,  $R_{\rm EXT}$ , which gives flexibility in controlling the light intensity of LEDs. TLC59025 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

## 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Constant Current

In LED display applications, TLC59025 provides nearly no current variations from channel to channel and from IC to IC. While  $I_{OUT} \le 45$  mA, the maximum current skew between channels is less than  $\pm 5\%$  and between ICs is less than  $\pm 6\%$ .

#### 8.4 Device Functional Modes

Table 1 lists the functional modes for the TLC59025.

**Table 1. Truth Table in Normal Operation** 

CLK	LE	ŌĒ	SDI	OUT0OUT15OUT15	SDO
<b>↑</b>	Н	L	Dn	DnDn – 7Dn – 15	Dn – 15
<b>↑</b>	L	L	Dn + 1	No change	Dn – 14
<b>↑</b>	Н	L	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
$\downarrow$	Х	L	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
<b></b>	X	Н	Dn + 3	off	Dn – 13



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

### 9.1.1 Turning on the LEDs

To turn on an LED connected to one of the outputs of the device, the output must be pulled low. To do this, the SDI signal must let the device know which outputs should be activated. Using the rising edge of CLK, the logic level of the SDI signal latches the desired state of each output into the shift register. Once this is complete, the LE signal must be toggled from low to high then back to low. Once /OE is pulled down, the corresponding outputs will be pulled low and the LEDs will be turned on. The below diagram shows outputs 0, 3, 4, 5, 10, 13, and 15 being activated.




Figure 8. Timing Diagram



## 9.2 Typical Application

This application shows how to calculate the output current for OUT0 through OUT15.




Figure 9. Typical Application Diagram

## 9.2.1 Design Requirements

For the following design procedure, the input voltage (V<sub>DD</sub>) is between 3 V and 5.5 V.

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Adjusting Output Current

TLC59025 sets  $I_{OUT}$  based on the external resistor  $R_{EXT}$ . Users can follow the below formula to calculate the target output current  $I_{OUT,target}$  in the saturation region:

$$I_{OUT,target} = (1.21 \text{ V} / R_{EXT}) \times 15.5$$

Where  $R_{EXT}$  is the external resistance connected between R-EXT and GND. Using this equation, the output current is calculated to be approximately 26 mA at 720  $\Omega$  and 13 mA at 1440  $\Omega$ .

### 9.2.3 Application Curve

The default relationship after power on between I<sub>OUT,target</sub> and R<sub>EXT</sub> is shown in Figure 10.




Figure 10. Default Relationship Curve Between I<sub>OUT,target</sub> and R<sub>ext</sub> After Power Up



## 10 Power Supply Recommendations

The TLC59025 is designed to operate with a VDD range between 3 V and 5.5 V.

## 11 Layout

## 11.1 Layout Guidelines

The SDI, CLK, SDO, LE, and  $\overline{OE}$  signals should all be kept from potential noise sources.

All traces carrying power through the LEDs should be wide enough to handle necessary currents.

All LED current passes through the device and into the ground node. There must be a strong connection between the device ground and the circuit board ground.

## 11.2 Layout Example




Figure 11. Layout Recommendation

Copyright © 2009–2015, Texas Instruments Incorporated Product Folder Links: *TLC59025* 



## 12 Device and Documentation Support

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC59025IDBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC59025I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Feb-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59025IDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Feb-2015



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TLC59025IDBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0	

DBQ (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



DBQ (R-PDSO-G24)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated