
Relatório


Tópico: Aula 2 & 3 - Atividade com Latch e FF Grupo: Frederico Scheffel Oliveira 15452718 Pedro Henrique Perez Dias 15484075

Parte 1


Attribute keep possibilita verificar valores intermediários de saída das portas lógicas RTL Viewer:



Technology Map Viewer:



Simulação no ModelSim



Código VHDL:

LIBRARY ieee;

USE ieee.std logic 1164.all;

ENTITY part1 IS

PORT (Clk, R, S: IN STD LOGIC;

Q: OUT STD_LOGIC);

END part1;

ARCHITECTURE Structural OF part1 IS

SIGNAL R g, S g, Qa, Qb: STD LOGIC;

ATTRIBUTE KEEP: BOOLEAN;

ATTRIBUTE KEEP OF R g, S g, Qa, Qb: SIGNAL IS TRUE;

```
BEGIN

R_g <= R AND Clk;

S_g <= S AND Clk;

Qa <= NOT (R_g OR Qb);


Qb <= NOT (S_g OR Qa);

Q <= Qa;

END Structural;
```

Parte 2

Technology Map Viewer:



Simulação no ModelSim





Código VHDL:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY part2 IS
PORT (Clk, D: IN STD LOGIC;
Q: OUT STD LOGIC);
END part2;
ARCHITECTURE Structural OF part2 IS
SIGNAL R g, S g, Qa, Qb, S, R: STD LOGIC;
ATTRIBUTE KEEP: BOOLEAN;
ATTRIBUTE KEEP OF R_g, S_g, Qa, Qb: SIGNAL IS TRUE;
BEGIN
S \leq D;
R \leq NOT(D);
R \in NOT(R AND Clk);
S_g \le NOT (S AND Clk);
Qa \le NOT (S g AND Qb);
Qb \le NOT (R g AND Qa);
Q \leq Qa;
END Structural;
```


Parte 3

Technology Map Viewer:





Simulação do ModelSim




Código VHDL:


```
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY work;
ENTITY part3 IS
      PORT
            D: IN STD LOGIC;
            Clock: IN STD LOGIC;
            Q: OUT STD LOGIC;
            Q2: OUT STD_LOGIC
      );
END part3;
ARCHITECTURE bdf type OF part3 IS
COMPONENT Block1
      PORT(D: IN STD LOGIC;
             Clk: IN STD_LOGIC;
             Q: OUT STD LOGIC;
             Q2: OUT STD LOGIC
```

```
);
END COMPONENT;
SIGNAL
              Qm: STD LOGIC;
              Qs: STD_LOGIC;
SIGNAL
SIGNAL
              SYNTHESIZED WIRE 0: STD LOGIC;
BEGIN
b2v_inst: Block1
PORT MAP(D \Rightarrow D,
              Clk => SYNTHESIZED WIRE 0,
               Q \Rightarrow Qm);
SYNTHESIZED_WIRE_0 <= NOT(Clock);
b2v_inst4 : Block1
PORT MAP(D \Rightarrow Qm,
              Clk => Clock,
               Q \Rightarrow Q_S
               Q2 => Q2);
Q \leq Q_S;
END bdf type;
```

Parte 4

Technology Map Viewer:





Código VHDL:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY work;
ENTITY part4 IS
PORT
(
D: IN STD_LOGIC;
Clock: IN STD_LOGIC;
Qa: OUT STD_LOGIC;
Qb: OUT STD_LOGIC;
Qc: OUT STD_LOGIC
);
END part4;
ARCHITECTURE bdf_type OF part4 IS
```

```
COMPONENT personalized latch
              PORT(D : IN STD_LOGIC;
                      Clk: IN STD LOGIC;
                      Q: OUT STD LOGIC
              );
       END COMPONENT;
       COMPONENT positiveedgeflipflop
              PORT(D: IN STD LOGIC;
                      Clock: IN STD LOGIC;
                      Q: OUT STD LOGIC
              );
       END COMPONENT;
       COMPONENT negativeedgeflipflop
              PORT(D: IN STD LOGIC;
                      Clock: IN STD LOGIC;
                      Q: OUT STD LOGIC
       );
       END COMPONENT;
       BEGIN
       b2v inst: personalizedlatch
       PORT MAP(D \Rightarrow D,
                      Clk \Rightarrow Clock
                      Q \Rightarrow Qa;
       b2v inst1: positiveedgeflipflop
       PORT MAP(D \Rightarrow D,
                      Clock => Clock,
                      Q \Rightarrow Qb);
       b2v inst2 : negativeedgeflipflop
       PORT MAP(D \Rightarrow D,
                      Clock => Clock,
                      Q \Rightarrow Qc;
       END bdf type;
Código VHDL personalizedLatch:
       LIBRARY ieee;
       USE ieee.std logic 1164.all;
       ENTITY PersonalizedLatch IS
       PORT (D, Clk: IN STD LOGIC;
       Q: OUT STD LOGIC);
       END PersonalizedLatch;
       ARCHITECTURE Structural OF PersonalizedLatch IS
       SIGNAL R_g, S_g, Qa, Qb, S, R: STD LOGIC;
       ATTRIBUTE KEEP: BOOLEAN;
       ATTRIBUTE KEEP OF R g, S g, Qa, Qb: SIGNAL IS TRUE;
       BEGIN
       S \leq D;
       R \leq NOT(D);
```

```
R \in NOT(R AND Clk);
      S = NOT (S AND Clk);
      Qa \le NOT (S g AND Qb);
      Qb \le NOT (R g AND Qa);
      Q \leq Qa;
      END Structural;
Código VHDL positiveEdgeFlipFlop:
      LIBRARY ieee;
      USE ieee.std logic 1164.all;
      LIBRARY work;
      ENTITY PositiveEdgeFlipFlop IS
             PORT
             (
                    D: IN STD LOGIC;
                    Clock: IN STD LOGIC;
                    Q: OUT STD LOGIC
             );
      END PositiveEdgeFlipFlop;
      ARCHITECTURE bdf type OF PositiveEdgeFlipFlop IS
      COMPONENT personalized latch
             PORT(D: IN STD LOGIC;
                    Clk: IN STD LOGIC;
                    Q: OUT STD LOGIC
             );
      END COMPONENT;
      SIGNAL
                    SYNTHESIZED WIRE 0: STD LOGIC;
      SIGNAL
                    SYNTHESIZED_WIRE_1: STD_LOGIC;
      BEGIN
      b2v inst: personalizedlatch
      PORT MAP(D \Rightarrow D,
                    Clk => SYNTHESIZED WIRE 0,
                    Q => SYNTHESIZED_WIRE_1);
      b2v inst1 : personalizedlatch
      PORT MAP(D => SYNTHESIZED_WIRE_1,
                    Clk => Clock,
                    Q \Rightarrow Q;
      SYNTHESIZED WIRE 0 <= NOT(Clock);
      END bdf type;
Código VHDL negativeEdgeFlipFlop:
      LIBRARY ieee;
      USE ieee.std logic 1164.all;
      LIBRARY work;
      ENTITY NegativeEdgeFlipFlop IS
             PORT
```

```
(
             D: IN STD LOGIC;
             Clock: IN STD LOGIC;
             Q: OUT STD LOGIC
      );
END NegativeEdgeFlipFlop;
ARCHITECTURE bdf_type OF NegativeEdgeFlipFlop IS
COMPONENT personalized latch
      PORT(D: IN STD LOGIC;
             Clk: IN STD LOGIC;
             Q: OUT STD LOGIC
      );
END COMPONENT;
SIGNAL
             SYNTHESIZED WIRE 0: STD LOGIC;
SIGNAL
             SYNTHESIZED WIRE 1: STD LOGIC;
BEGIN
b2v inst: personalizedlatch
PORT MAP(D \Rightarrow D,
             Clk => Clock,
             Q => SYNTHESIZED WIRE 0);
b2v_inst1 : personalizedlatch
PORT MAP(D => SYNTHESIZED WIRE 0,
             Clk => SYNTHESIZED WIRE 1,
             Q \Rightarrow Q;
SYNTHESIZED WIRE 1 <= NOT(Clock);
END bdf type;
```

Simulação no ModelSim:

