Relatório

Tópico: Aula 4 & 5 - Contadores

Grupo: Frederico Scheffel Oliveira 15452718

Leonardo Massuhiro Sato 15469108

Pedro Henrique Perez Dias 15484075

Github: https://github.com/johncleyton/SistemasDigitais/tree/main/Aula_4-5

Parte 1


```
1.1)
```

```
Código VHDL:
         library IEEE;
          use IEEE.STD LOGIC 1164.ALL;
          entity T FF is
                   Port (
                   clk
                             : in std_logic;
                   clear : in std_logic; -- Synchronous clear
                              : in std_logic; -- Enable to toggle
                   Τ
                   Q
                             : out std_logic;
                             : out std_logic
                   Q_n
                   );
          end T FF;
          architecture Behavioral of T_FF is
                   signal Q_int : std_logic := '0';
          begin
                   process(clk, clear)
                   begin
                   if clear = '0' then
                   Q int \leq 0';
                   elsif rising_edge(clk) then
                   if T = '1' then
                   Q \text{ int} \leq not Q \text{ int};
                   end if;
                   end if;
                   end process;
                              \leq Q int;
                   Q n \le n \in not Q int;
          end Behavioral;
          library IEEE;
          use IEEE.STD LOGIC 1164.ALL;
          entity Counter8bit is
                   Port (
                   clk: in std logic;
                   clear: in std logic;
                   enable: in std_logic;
                   count: out std_logic
                   );
          end Counter8bit;
          architecture Behavioral of Counter8bit is
                   signal Q : std logic vector(7 downto 0);
```

```
signal Q_n : std_logic_vector(7 downto 0);
          signal enable_internal : std_logic_vector(7 downto 0);
begin
          -- Generate enable signals for each flip-flop
          enable_internal(0) <= enable; -- First flip-flop</pre>
          enable internal(1) \leq Q(0) and enable internal(0);
          enable_internal(2) <= Q(1) and enable_internal(1);
          enable_internal(3) <= Q(2) and enable_internal(2);
          enable internal(4) \leq Q(3) and enable internal(3);
          enable internal(5) \leq Q(4) and enable internal(4);
          enable_internal(6) <= Q(5) and enable_internal(5);
          enable_internal(7) <= Q(6) and enable_internal(6);
          gen_ff: for i in 0 to 7 generate
          T_FF_inst : entity work.T_FF
          Port map (
          clk
                    => clk,
          clear => clear,
          T => enable_internal(i),
          Q
                    => Q(i),
          Q_n
                    \Rightarrow Q_n(i)
          );
          end generate;
          count \leq= Q(7);
```


RTL Viewer - Contador de 8 bits

end Behavioral;



1.2)

Simulação do contador de 8 bits



Código VHDL do display de 7 segmentos

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
Library work;
ENTITY display_7seg IS
 PORT
 (
       input1: IN STD LOGIC;
       input2: IN STD LOGIC;
       input3: IN STD LOGIC;
       input4: IN STD LOGIC;
       output0: OUT STD LOGIC;
       output1: OUT STD LOGIC;
       output2: OUT STD LOGIC;
       output3: OUT STD LOGIC;
       output4: OUT STD LOGIC;
       output5: OUT STD LOGIC;
       output6: OUT STD LOGIC
 );
END display_7seg;
ARCHITECTURE bdf_type OF display_7seg IS
SIGNAL FIO1: STD LOGIC;
SIGNAL FIO2: STD LOGIC;
SIGNAL FIO3: STD_LOGIC;
SIGNAL FIO4: STD_LOGIC;
SIGNAL fio_final0: STD_LOGIC;
SIGNAL fio final1: STD LOGIC;
SIGNAL fio final2: STD LOGIC;
SIGNAL fio_final3: STD_LOGIC;
SIGNAL fio final4: STD LOGIC;
SIGNAL fio final5: STD LOGIC;
SIGNAL fio_final6: STD_LOGIC;
SIGNAL fio_numero0: STD_LOGIC;
SIGNAL fio_numero1 : STD_LOGIC;
SIGNAL fio numero2: STD LOGIC;
SIGNAL fio numero3: STD LOGIC;
SIGNAL fio numero4: STD LOGIC;
SIGNAL fio numero5: STD LOGIC;
SIGNAL fio numero6: STD LOGIC;
SIGNAL fio_numero7: STD_LOGIC;
SIGNAL fio_numero8 : STD_LOGIC;
SIGNAL fio numero9: STD LOGIC;
SIGNAL fio numeroA: STD LOGIC;
SIGNAL fio numeroB: STD LOGIC;
SIGNAL fio numeroC: STD LOGIC;
SIGNAL fio numeroD: STD LOGIC;
SIGNAL fio numeroE: STD LOGIC;
SIGNAL fio_numeroF: STD_LOGIC;
SIGNAL NOT1: STD_LOGIC;
SIGNAL NOT2: STD_LOGIC;
SIGNAL NOT3: STD_LOGIC;
SIGNAL NOT4: STD LOGIC;
SIGNAL SYNTHESIZED WIRE 0: STD LOGIC;
```

```
SIGNAL SYNTHESIZED_WIRE_1: STD_LOGIC;
BEGIN
NOT1 \leq NOT(FIO1);
NOT2 \le NOT(FIO2);
NOT3 \le NOT(FIO3);
NOT4 \le NOT(FIO4);
fio final0 <= fio numero1 OR fio numeroB OR fio numero4;
fio_final1 <= fio_numero5 OR fio_numeroB OR fio_numero6 OR fio_numeroC OR fio_numeroE OR fio_numeroF;
fio_final2 <= fio_numero2 OR fio_numeroE OR fio_numeroF OR fio_numeroC;
SYNTHESIZED WIRE 0 <= fio numero4 OR fio numero1;
fio_final3 <= SYNTHESIZED_WIRE_0 OR fio_numeroA OR fio_numeroF OR fio_numero7;
fio_final4 <= fio_numero1 OR fio_numero4 OR fio_numero3 OR fio_numero5 OR fio_numero7 OR fio_numero9;
SYNTHESIZED WIRE 1 <= fio numero2 OR fio numero1;
fio final5 <= SYNTHESIZED WIRE 1 OR fio numero7 OR fio numeroD OR fio numero3;
fio_final6 <= fio_numero0 OR fio_numero7 OR fio numeroC OR fio numero1;
fio numero0 <= NOT1 AND NOT2 AND NOT3 AND NOT4;
fio numero1 <= FIO1 AND NOT2 AND NOT3 AND NOT4;
fio_numero2 <= NOT1 AND FIO2 AND NOT3 AND NOT4;
fio_numero3 <= FIO1 AND FIO2 AND NOT3 AND NOT4;
fio numero4 <= NOT1 AND NOT2 AND FIO3 AND NOT4;
fio numero5 <= FIO1 AND NOT2 AND FIO3 AND NOT4;
fio_numero6 <= NOT1 AND FIO2 AND FIO3 AND NOT4;
fio numero7 <= FIO1 AND FIO2 AND FIO3 AND NOT4;
fio numero9 <= FIO1 AND NOT2 AND NOT3 AND FIO4;
fio numeroA <= NOT1 AND FIO2 AND NOT3 AND FIO4;
fio numeroB <= FIO1 AND FIO2 AND NOT3 AND FIO4;
fio_numeroC <= NOT1 AND NOT2 AND FIO3 AND FIO4;
fio numeroD <= FIO1 AND NOT2 AND FIO3 AND FIO4;
fio numeroE <= NOT1 AND FIO2 AND FIO3 AND FIO4;
fio_numeroF <= FIO1 AND FIO2 AND FIO3 AND FIO4;
output0 <= fio final0;
FIO1 \le input1;
FIO2 <= input2;
FIO3 <= input3;
FIO4 <= input4;
output1 <= fio final1;
output2 <= fio_final2;
output3 <= fio_final3;
output4 <= fio final4;
output5 <= fio final5;
output6 <= fio_final6;
END bdf type;
```

Código completo da parte 1 - Counter8bit + display_7seg:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity T_FF is
         Port (
         clk
                   : in std_logic;
         clear : in std logic; -- Synchronous clear
                    : in std_logic; -- Enable to toggle
         Q
                   : out std logic;
         Q n
                   : out std logic
         );
end T FF;
architecture Behavioral of T_FF is
         signal Q_int : std_logic := '0';
begin
         process(clk, clear)
         begin
         if clear = '0' then
         Q int \leq 0';
         elsif rising_edge(clk) then
         if T = '1' then
         Q int <= not Q_int;
         end if;
         end if;
         end process;
         Q
                   \leq Q int;
         Q_n <= not Q_int;
end Behavioral;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Counter8bit is
         Port (
         clk : in std_logic;
         clear: in std_logic;
         enable: in std_logic;
         count : out std_logic_vector(7 downto 0);
           hex00: out std logic;
           hex01: out std logic;
           hex02 : out std logic;
           hex03: out std logic;
           hex04 : out std_logic;
           hex05 : out std_logic;
           hex06: out std_logic;
           hex10: out std logic;
           hex11: out std logic;
           hex12: out std_logic;
           hex13: out std_logic;
           hex14: out std logic;
           hex15: out std logic;
           hex16: out std_logic
         );
end Counter8bit;
```

```
signal Q : std_logic_vector(7 downto 0);
         signal Q n : std logic vector(7 downto 0);
         signal enable internal : std logic vector(7 downto 0);
  component display_7seg is
   Port
   (
          input1: IN STD LOGIC;
          input2: IN STD LOGIC;
          input3: IN STD LOGIC;
          input4: IN STD LOGIC;
          output0: OUT STD LOGIC;
          output1: OUT STD_LOGIC;
          output2: OUT STD_LOGIC;
          output3: OUT STD LOGIC;
          output4: OUT STD LOGIC;
          output5: OUT STD_LOGIC;
          output6: OUT STD LOGIC
   );
  end component;
begin
         -- Generate enable signals for each flip-flop
         enable internal(0) <= enable; -- First flip-flop
         enable_internal(1) <= Q(0) and enable_internal(0);
         enable_internal(2) <= Q(1) and enable_internal(1);
         enable internal(3) \leq= Q(2) and enable internal(2);
         enable internal(4) \leq Q(3) and enable internal(3);
         enable_internal(5) <= Q(4) and enable_internal(4);
         enable_internal(6) <= Q(5) and enable_internal(5);
         enable internal(7) \leq Q(6) and enable internal(6);
         -- Instantiate 8 T flip-flops
         gen ff: for i in 0 to 7 generate
         T FF inst: entity work.T FF
         Port map (
         clk
                   => clk,
         clear => clear,
         T => enable_internal(i),
         Q
                   => Q(i),
         Q_n
                   => Q n(i)
         );
         end generate;
  display_7_min: entity work.display_7seg
                              Port map (
                                        input 1 \Rightarrow Q(0),
                                        input 2 \Rightarrow Q(1),
                                        input 3 \Rightarrow Q(2),
                                        input4 => Q(3),
                                        output0 \Rightarrow hex00,
                                        output 1 \Rightarrow hex 01,
                                        output2 \Rightarrow hex02,
                                        output3 \Rightarrow hex03,
                                        output 4 \Rightarrow hex 04,
                                        output => hex 05,
                                        output6 => hex06
                              );
```

end Behavioral;

1.5)




Figure 1: A 4-bit counter.

Ao analisarmos o circuito de 4 bits pelo RTL viewer, é perceptível que não houve uma grande mudança no próprio sistema de portas lógicas, com exceção do nosso output ser mais compacto, utilizando um vetor de outputs, e também pelo modo de como os fios foram

conectados, que parece mais caótico no RTL viewer, apesar de manter a mesma função do sistema.

Parte 2

```
Código VHDL - 4 Displays de 7 segmentos, usando contador de 16 bits
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Counter16bit is
         Port (
         clk: in std logic;
         clear: in std_logic;
         enable: in std logic;
         count : out std logic vector(15 downto 0);
           hex00: out std logic;
           hex01: out std logic;
           hex02: out std logic;
           hex03: out std logic;
           hex04 : out std_logic;
           hex05 : out std_logic;
           hex06: out std logic;
           hex10: out std logic;
           hex11: out std logic;
           hex12: out std logic;
           hex13: out std logic;
           hex14: out std logic;
           hex15: out std_logic;
           hex16: out std_logic;
           hex20 : out std_logic;
           hex21: out std logic;
           hex22 : out std logic;
           hex23: out std logic;
           hex24: out std logic;
           hex25: out std logic;
           hex26: out std logic;
           hex30 : out std_logic;
           hex31 : out std_logic;
           hex32: out std logic;
           hex33: out std logic;
           hex34 : out std_logic;
           hex35: out std logic;
           hex36: out std logic
         );
end Counter16bit;
architecture Behavioral of Counter16bit is
         signal Q: std logic vector(15 downto 0);
  component display_7seg is
  Port
  (
          input1: IN STD_LOGIC;
          input2: IN STD_LOGIC;
          input3: IN STD_LOGIC;
```

```
input4: IN STD_LOGIC;
           output0: OUT STD LOGIC;
           output1: OUT STD LOGIC;
           output2: OUT STD_LOGIC;
           output3: OUT STD_LOGIC;
           output4: OUT STD_LOGIC;
           output5: OUT STD LOGIC;
           output6: OUT STD_LOGIC
   );
   end component;
begin
           process(clk)
           begin
                      if clear = '0' then
                                 Q \le "0000000000000000";
                      elsif rising_edge(clk) then
                                 if enable = '1' then
                                                     Q \le std logic vector(unsigned(Q) + 1);
                                 end if:
                      end if;
           end process;
           display_7_1: entity work.display_7seg
                                Port map (
                                           input 1 \Rightarrow Q(0),
                                          input2 => Q(1),
                                          input3 => Q(2),
                                          input4 => Q(3),
                                          output0 => hex00,
                                          output 1 \Rightarrow hex 01,
                                          output2 \Rightarrow hex02,
                                          output3 \Rightarrow hex03,
                                          output 4 \Rightarrow hex 04,
                                          output => hex 05,
                                          output6 => hex06
                                );
           display_7_2: entity work.display_7seg
                     Port map (
                                input 1 \Rightarrow Q(4),
                                input2 \Rightarrow Q(5),
                                input3 => Q(6),
                                input 4 \Rightarrow Q(7),
                                output0 => hex10,
                                output 1 \Rightarrow hex 11,
                                output2 \Rightarrow hex12,
                                output3 \Rightarrow \text{hex} 13,
                                output 4 \Rightarrow hex 14,
                                output \Rightarrow hex 15,
                                output6 => hex16
           display_7_3: entity work.display_7seg
                                Port map (
                                          input 1 \Rightarrow Q(8),
                                          input 2 \Rightarrow Q(9),
                                          input3 => Q(10),
                                           input4 => Q(11),
```

```
output0 \Rightarrow hex20,
                                  output2 \Rightarrow hex22,
                                  output3 \Rightarrow \text{hex}23,
                                  output 4 \Rightarrow \text{hex} 24,
                                  output => hex 25,
                                  output6 \Rightarrow hex26
display_7_4: entity work.display_7seg
            Port map (
                       input1 => Q(12),
                       input2 => Q(13),
                       input3 => Q(14),
                       input4 => Q(15),
                       output0 \Rightarrow hex30,
                       output 1 \Rightarrow hex 31,
                       output2 \Rightarrow hex32,
                       output3 \Rightarrow \text{hex}33,
                       output => hex 35,
                       output6 \Rightarrow hex36
            );
count \le Q;
```

end Behavioral;

RTL Viewer - Contador de 16 bits



Se compararmos as estruturas desse componente com a do anteriormente desenvolvido, pode-se observar que cada bit possui seu próprio contador. Além disso, percebe-se que o

circuito com registradores é mais simples do que o que utiliza flip-flops T, possuindo menos estruturas e portas lógicas para realizar o mesmo tipo de problema.

Parte 3

Por estar na frequência de 50MHz, foi necessário comparar os valores do "clock" da placa com "1011111010111100001000000" (50 milhões em binário), para atualizar o contador que seria exibido no display

```
Código VDHL - Contador de 0 a 9, usando o clock da FPGA
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Counter10 is
        Port (
        clk: in std logic;
        clear: in std logic;
        enable: in std logic;
        count : out std logic vector(3 downto 0);
          hex00: out std logic;
          hex01 : out std_logic;
          hex02 : out std_logic;
          hex03: out std logic;
          hex04: out std logic;
          hex05: out std logic;
          hex06: out std logic
end Counter10;
architecture Behavioral of Counter10 is
        -- Representa o clock da FPGA
  signal fpgaCounter
                         : std_logic_vector(25 downto 0);
  -- Representa os números do display
  signal displayCounter: std logic vector(3 downto 0);
  component display 7seg is
  Port
         input1: IN STD LOGIC;
         input2: IN STD LOGIC;
         input3: IN STD_LOGIC;
         input4: IN STD_LOGIC;
         output0: OUT STD LOGIC;
         output1: OUT STD_LOGIC;
         output2: OUT STD_LOGIC;
         output3: OUT STD LOGIC;
         output4: OUT STD LOGIC;
         output5: OUT STD LOGIC;
         output6: OUT STD LOGIC
  );
  end component;
```

```
process(clk)
           begin
          if (rising edge(clk)) then
          if (Clear = '0') then
          fpgaCounter <= "0000000000000000000000000000000";
                                          displayCounter <= "0000";
          elsif (enable = '1') then
          fpgaCounter <= std_logic_vector(unsigned(fpgaCounter) + 1);</pre>
                                -- 50MHz -> 50 milhões de 'ticks' da placa, ou seja, 1 segundo alterado no display
                                if (fpgaCounter = "10111110101111000010000000") then
                                          -- printar no máximo até 9
                                          if (displayCounter = "1001") then
                                                     displayCounter <= "0000";
          else
                                                     displayCounter <= displayCounter + 1;</pre>
                                          end if;
                                          fpgaCounter <= "00000000000000000000000000000";
                               end if;
          fpgaCounter <= fpgaCounter;</pre>
          end if;
          end if;
  end process;
           display 7 1: entity work.display 7seg
                                Port map (
                                          input1 => displayCounter(0),
                                          input2 => displayCounter(1),
                                          input3 => displayCounter(2),
                                          input4 => displayCounter(3),
                                          output0 => hex00,
                                          output 1 \Rightarrow hex 01,
                                          output 2 \Rightarrow \text{hex} 02,
                                          output3 \Rightarrow hex03,
                                          output4 \Rightarrow hex04,
                                          output \Rightarrow hex 05,
                                          output6 => hex06
                               );
          count <= displayCounter;</pre>
end Behavioral;
```

Parte 4

Nesse exercício foi utilizado o mecanismo de clock desenvolvido na parte 3, utilizando o clock de 50MHz da placa.

```
Código VHDL - Rotacionar palavra entre 3 displays
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RotateOnFourDisplays is
```

```
Port (
    clk: in std logic;
    clear: in std logic;
    enable: in std logic;
    count : out std_logic_vector(1 downto 0);
                   hex00 : out std_logic;
                   hex01: out std logic;
                   hex02 : out std logic;
                   hex03: out std logic;
                   hex04: out std logic;
                   hex05: out std logic;
                   hex06: out std logic;
                   hex10: out std_logic;
                   hex11: out std_logic;
                   hex12: out std logic;
                   hex13: out std_logic;
                   hex14: out std_logic;
                   hex15: out std logic;
                   hex16: out std logic;
                   hex20: out std logic;
                   hex21 : out std_logic;
                   hex22 : out std_logic;
                   hex23: out std logic;
                   hex24: out std logic;
                   hex25: out std logic;
                   hex26: out std logic
  );
end RotateOnFourDisplays;
architecture Behavioral of RotateOnFourDisplays is
  -- Representa o clock da FPGA
         signal fpgaCounter : std logic vector(25 downto 0);
         -- Representa os números do display
         signal displayCounter: std logic vector(1 downto 0);
         signal display1
                                              : std logic vector(3 downto 0);
         signal display2
                                              : std_logic_vector(3 downto 0);
         signal display3
                                              : std_logic_vector(3 downto 0);
         component display 7seg is
         Port
                  input1: IN STD LOGIC;
                  input2: IN STD_LOGIC;
                  input3: IN STD_LOGIC;
                  input4: IN STD_LOGIC;
                  output0: OUT STD LOGIC;
                  output1: OUT STD LOGIC;
                  output2: OUT STD_LOGIC;
                  output3: OUT STD_LOGIC;
                  output4: OUT STD LOGIC;
                  output5: OUT STD_LOGIC;
                  output6: OUT STD_LOGIC
         );
         end component;
```

```
process(clk)
                     begin
     if (rising edge(clk)) then
        if (Clear = '0') then
          fpgaCounter <= "0000000000000000000000000000000";
                                                     displayCounter <= "00";
        elsif (enable = '1') then
          fpgaCounter <= std_logic_vector(unsigned(fpgaCounter) + 1);</pre>
                                           -- 50MHz -> 50 milhões de 'ticks' da placa, ou seja, 1 segundo alterado no display
                                           if (fpgaCounter = "10111110101111000010000000") then
                                                      if(displayCounter = "11") then
                                                                 displayCounter <= "00";
                                                     end if;
                                                     case displayCounter is
                                                                 when "00" => display1 <= "0000"; display2 <= "1110"; display3
<= "1101";
                                                                 when "01" => display1 <= "1101"; display2 <= "0000"; display3
<= "1110";
                                                                 when "10" => display1 <= "1110"; display2 <= "1101"; display3
<= "0000":
                                                                 when others => display1 <= "0000"; display2 <= "1110";
display3 <= "1101";
                                                      end case;
                                                     displayCounter <= displayCounter + 1;</pre>
                                                      fpgaCounter <= "00000000000000000000000000000000";
                                           end if;
        else
           fpgaCounter <= fpgaCounter;</pre>
     end if;
                     end if;
          end process;
                     display 7 1: entity work.display 7seg
                                           Port map (
                                                      input1 => display1(0),
                                                      input2 => display1(1),
                                                      input3 => display1(2),
                                                     input4 \Rightarrow display1(3),
                                                     output0 \Rightarrow hex00,
                                                     output 1 \Rightarrow hex 01,
                                                     output2 \Rightarrow hex02,
                                                     output3 \Rightarrow hex03,
                                                     output4 \Rightarrow \text{hex}04,
                                                     output => hex 05,
                                                      output6 \Rightarrow hex06
                                           );
                     display_7_2: entity work.display_7seg
                                           Port map (
                                                      input1 \Rightarrow display2(0),
                                                      input2 \Rightarrow display2(1),
                                                      input3 => display2(2),
                                                      input4 => display2(3),
                                                     output0 \Rightarrow hex10,
                                                     output 1 \Rightarrow hex 11,
                                                     output2 \Rightarrow hex12,
                                                     output3 \Rightarrow \text{hex} 13,
                                                     output4 \Rightarrow \text{hex} 14,
```

```
output => hex 15,
                                                              output6 => hex16
                                                 );
                         display_7_3: entity work.display_7seg
                                                  Port map (
                                                               input1 => display3(0),
                                                              input2 \Rightarrow display3(1),
                                                              input3 \Rightarrow display3(2),
                                                              input4 => display3(3),
                                                              output0 \Rightarrow hex20,
                                                              output 1 \Rightarrow \text{hex } 21,
                                                              output2 \Rightarrow hex22,
                                                              output3 \Rightarrow \text{hex}23,
                                                              output4 \Rightarrow \text{hex}24,
                                                              output5 \Rightarrow hex25,
                                                              output6 \Rightarrow hex26
                                                 );
  count <= displayCounter;</pre>
end Behavioral;
```

Parte 5

Nesse exercício foi utilizado o mecanismo de clock desenvolvido na parte 3, utilizando o clock de 50MHz da placa.

Código VHDL - Rotacionar palavra entre 6 displays (sem mostrar nada nos outros)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RotateOnSixDisplays is
  Port (
    clk: in std logic;
    clear: in std logic;
    enable: in std_logic;
    count : out std_logic_vector(2 downto 0);
                   hex00: out std logic;
                   hex01: out std logic;
                   hex02 : out std_logic;
                   hex03: out std logic;
                   hex04: out std logic;
                   hex05: out std logic;
                   hex06: out std logic;
                   hex10: out std logic;
                   hex11: out std logic;
                   hex12: out std logic;
                   hex13: out std_logic;
                   hex14: out std_logic;
                   hex15: out std_logic;
                   hex16: out std logic;
                   hex20 : out std_logic;
                   hex21: out std logic;
                    hex22 : out std logic;
```

```
hex23: out std logic;
                   hex24: out std logic;
                   hex25: out std logic;
                   hex26: out std logic;
                   hex30 : out std_logic;
                   hex31 : out std_logic;
                   hex32: out std logic;
                   hex33: out std logic;
                   hex34: out std logic;
                   hex35: out std logic;
                   hex36: out std logic;
                   hex40: out std logic;
                   hex41 : out std_logic;
                   hex42 : out std_logic;
                   hex43: out std logic;
                   hex44 : out std_logic;
                   hex45 : out std_logic;
                   hex46: out std logic;
                   hex50: out std logic;
                   hex51: out std logic;
                   hex52 : out std_logic;
                   hex53 : out std_logic;
                   hex54: out std logic;
                   hex55: out std logic;
                   hex56: out std_logic
  );
end RotateOnSixDisplays;
architecture Behavioral of RotateOnSixDisplays is
  -- Representa o clock da FPGA
         signal fpgaCounter : std logic vector(25 downto 0);
         -- Representa os números do display
         signal displayCounter: std logic vector(2 downto 0);
         signal display1
                                              : std logic vector(3 downto 0);
         signal display2
                                              : std logic vector(3 downto 0);
                                              : std_logic_vector(3 downto 0);
         signal display3
         signal display4
                                              : std_logic_vector(3 downto 0);
         signal display5
                                              : std_logic_vector(3 downto 0);
         signal display6
                                              : std_logic_vector(3 downto 0);
         component display 7seg is
         Port
                  input1: IN STD_LOGIC;
                  input2: IN STD_LOGIC;
                  input3: IN STD LOGIC;
                  input4: IN STD LOGIC;
                  output0: OUT STD_LOGIC;
                  output1: OUT STD_LOGIC;
                  output2: OUT STD LOGIC;
                  output3: OUT STD_LOGIC;
                  output4: OUT STD_LOGIC;
                  output5: OUT STD_LOGIC;
                  output6: OUT STD LOGIC
         );
         end component;
```

```
begin
          process(clk)
                    begin
     if (rising_edge(clk)) then
       if (Clear = '0') then
         fpgaCounter <= "000000000000000000000000000000";
                                                  displayCounter <= "000";
       elsif (enable = '1') then
          fpgaCounter <= std logic vector(unsigned(fpgaCounter) + 1);</pre>
                                        -- 50MHz -> 50 milhões de 'ticks' da placa, ou seja, 1 segundo alterado no display
                                        if (fpgaCounter = "10111110101111000010000000") then
                                                  if(displayCounter = "111") then
                                                            displayCounter <= "000";
                                                  end if;
                                                  case displayCounter is
                                                            when "000" \Rightarrow display1 \Leftarrow "0000"; display2 \Leftarrow "1110";
display3 <= "1101"; display4 <= "1111"; display5 <= "1111"; display6 <= "1111";
                                                            when "001" => display1 <= "1111"; display2 <= "0000";
display3 <= "1110"; display4 <= "1101"; display5 <= "1111"; display6 <= "1111";
                                                            when "010" \Rightarrow display1 \Leftarrow "1111"; display2 \Leftarrow "1111";
display3 <= "0000"; display4 <= "1110"; display5 <= "1101"; display6 <= "1111";
                                                            when "011" => display1 <= "1111"; display2 <= "1111";
display3 <= "1111"; display4 <= "0000"; display5 <= "1110"; display6 <= "1101";
                                                            when "100" => display1 <= "1101"; display2 <= "1111";
display3 <= "1111"; display4 <= "1111"; display5 <= "0000"; display6 <= "1110";
                                                            when "101" => display1 <= "1110"; display2 <= "1101";
display3 <= "1111"; display4 <= "1111"; display5 <= "1111"; display6 <= "0000";
                                                            when others => display1 <= "0000"; display2 <= "1110";
display3 <= "1101"; display4 <= "1111"; display5 <= "1111"; display6 <= "1111";
                                                  end case;
                                                  displayCounter <= displayCounter + 1;
                                                  end if;
          fpgaCounter <= fpgaCounter;</pre>
     end if;
                    end if;
          end process;
                    display 7 1: entity work.display 7seg
                                        Port map (
                                                  input1 => display1(0),
                                                  input2 => display1(1),
                                                  input3 => display1(2),
                                                  input4 => display1(3),
                                                  output0 \Rightarrow hex00,
                                                  output 1 \Rightarrow hex 01,
                                                  output 2 \Rightarrow \text{hex} 02,
                                                  output3 \Rightarrow \text{hex}03,
                                                  output 4 \Rightarrow hex 04,
                                                  output => hex 05.
                                                  output6 \Rightarrow hex06
                                        );
                    display 7 2: entity work.display 7seg
```

Port map (

```
input1 \Rightarrow display2(0),
                                      input2 => display2(1),
                                      input3 => display2(2),
                                      input4 \Rightarrow display2(3),
                                      output0 \Rightarrow hex10,
                                      output 1 \Rightarrow hex 11,
                                      output2 \Rightarrow hex12,
                                      output3 \Rightarrow hex13,
                                      output4 \Rightarrow hex14,
                                      output => hex 15,
                                      output6 \Rightarrow hex16
                         );
display_7_3: entity work.display_7seg
                         Port map (
                                      input1 => display3(0),
                                      input2 \Rightarrow display3(1),
                                      input3 => display3(2),
                                      input4 => display3(3),
                                      output0 \Rightarrow hex20,
                                      output 1 \Rightarrow \text{hex } 21,
                                      output2 \Rightarrow hex22,
                                      output3 \Rightarrow \text{hex}23,
                                      output4 \Rightarrow \text{hex}24,
                                      output5 \Rightarrow hex25,
                                      output6 \Rightarrow hex26
                         );
display_7_4: entity work.display_7seg
                         Port map (
                                      input1 => display4(0),
                                      input2 => display4(1),
                                      input3 \Rightarrow display4(2),
                                      input4 \Rightarrow display4(3),
                                      output0 \Rightarrow hex30,
                                      output 1 \Rightarrow hex 31,
                                      output 2 \Rightarrow \text{hex} 32,
                                      output 3 \Rightarrow \text{hex} 33,
                                      output4 \Rightarrow \text{hex}34,
                                      output5 \Rightarrow hex35,
                                      output6 => hex36
                         );
display_7_5 : entity work.display_7seg
                         Port map (
                                      input1 \Rightarrow display5(0),
                                      input2 \Rightarrow display5(1),
                                      input3 => display5(2),
                                      input4 \Rightarrow display5(3),
                                      output0 \Rightarrow hex40,
                                      output 1 \Rightarrow \text{hex} 41,
                                      output2 \Rightarrow hex42,
                                      output3 \Rightarrow hex43,
                                      output4 \Rightarrow hex44,
                                      output => hex45,
                                      output6 \Rightarrow hex46
                         );
```

```
display 7 6: entity work.display 7seg
                                              Port map (
                                                           input1 => display6(0),
                                                           input2 => display6(1),
                                                          input3 \Rightarrow display6(2),
                                                          input4 \Rightarrow display6(3),
                                                          output0 \Rightarrow hex50,
                                                          output 1 \Rightarrow hex 51,
                                                          output2 \Rightarrow hex52,
                                                          output3 \Rightarrow \text{hex}53,
                                                          output4 \Rightarrow hex54,
                                                           output => hex 55,
                                                           output6 \Rightarrow hex56
                                              );
count <= displayCounter;</pre>
```

end Behavioral;

Para esse exercício, foi necessário realizar uma adaptação no display usado anteriormente: adicionando uma verificação para apagar o display quando fosse enviado "1111", pois no caso não era necessário escrever no display a letra 'F'. Foi adicionado esse processo no VHDL do display:

```
PROCESS(input1, input2, input3, input4)
BEGIN
        fio final0 <= fio numero1 OR fio numeroB OR fio numeroD OR fio numero4;
        fio final1 <= fio numero5 OR fio numeroB OR fio numero6 OR fio numeroC OR fio numeroE OR
fio numeroF;
        fio final2 <= fio numero2 OR fio numeroE OR fio numeroF OR fio numeroC;
        SYNTHESIZED WIRE 0 <= fio numero4 OR fio numero1;
        fio final3 <= SYNTHESIZED WIRE 0 OR fio numeroA OR fio numeroF OR fio numero7;
        fio final4 <= fio numero1 OR fio numero4 OR fio numero3 OR fio numero5 OR fio numero7 OR
fio numero9;
        SYNTHESIZED_WIRE_1 <= fio_numero2 OR fio_numero1;
        fio_final5 <= SYNTHESIZED_WIRE_1 OR fio_numero7 OR fio_numeroD OR fio_numero3;
        fio_final6 <= fio_numero0 OR fio_numero7 OR fio_numeroC OR fio_numero1;
        if(fio numeroF = '1') then
                 fio final0 <= '1';
                 fio final1 <= '1';
                 fio final2 <= '1';
                 fio final3 <= '1';
                 fio_final4 <= '1';
                 fio final5 <= '1';
                 fio final6 <= '1';
        end if:
end process;
```