

ADV7612 SOFTWARE MANUAL

Documentation of the Register Maps

SOFTWARE MANUAL

Rev. A

December 2013

TABLE OF CONTENTS

Inti	troduction	3
Leg	gal Terms and Conditions	3
1	Register Tables	4
1.1	I IO	4
1.2	2 DPLL	9
1.3	3 HDMI	
1.4	Repeater	
1.5	5 Infoframe	
1.6	5 CP	
1.7	7 CEC	29
2	Signal Documentation	33
2.1	ı 10	
2.2	2 DPLL	
2.3	B HDMI	
2.4	Repeater	89
2.5	5 Infoframe	99
2.6	5 CP	
2.7	7 CEC	114
3	Index	122
Rev	evision History	135

INTRODUCTION

This document describes the I²C control registers for the ADV7612. The ADV7612 is a high quality, 2:1 multiplexed high-definition multimedia interface (HDMI*) receiver.

The Register Tables section of this document provides detailed register tables for the ADV7612 register maps. The Signal Documentation section provides detailed signal documentation for each register.

LEGAL TERMS AND CONDITIONS

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Information contained within this document is subject to change without notice. Software or hardware provided by Analog Devices may not be disassembled, decompiled or reverse engineered. Analog Devices' standard terms and conditions for products purchased from Analog Devices can be found at:

http://www.analog.com/en/content/analog_devices_terms_and_conditions/fca.html.

1 REGISTER TABLES

1.1 IO

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x08	VIDEO STANDARD	rw	-	-	VID_STD[5]	VID_STD[4]	VID_STD[3]	VID_STD[2]	VID_STD[1]	VID_STD[0]
0x01	0x06	PRIMARY MODE	rw	=	V_FREQ[2]	V_FREQ[1]	V_FREQ[0]	PRIM_MODE[3]	PRIM_MODE[2]	PRIM_MODE[1]	PRIM_MODE[0]
0x02	0xF0	IO_REG_02	rw	INP_COLOR_SPAC E[3]	INP_COLOR_SPAC E[2]	INP_COLOR_SPAC E[1]	INP_COLOR_SPAC E[0]	ALT_GAMMA	OP_656_RANGE	RGB_OUT	ALT_DATA_SAT
0x03	0x00	IO_REG_03	rw	OP_FORMAT_SEL[7]	OP_FORMAT_SEL[6]	OP_FORMAT_SEL[5]	OP_FORMAT_SEL[4]	OP_FORMAT_SEL[3]	OP_FORMAT_SEL[2]	OP_FORMAT_SEL[1]	OP_FORMAT_SEL[0]
0x04	0x62	IO_REG_04	rw	OP_CH_SEL[2]	OP_CH_SEL[1]	OP_CH_SEL[0]	-	-	XTAL FREQ SEL[1]	XTAL_FREQ_SEL[0	-
0x05	0x2C	IO_REG_05	rw	-	-	-	F_OUT_SEL	DATA_BLANK_EN	AVCODE_INSERT_ EN	REPL_AV_CODE	OP_SWAP_CB_CR
0x06	0xA0	IO_REG_06	rw	VS_OUT_SEL	-	-	-	<u>INV F POL</u>	INV_VS_POL	INV_HS_POL	INV_LLC_POL
0x0B	0x44	IO_REG_0B	rw	-	-	-	-	-	-	CORE_PDN	XTAL_PDN
0x0C	0x62	IO_REG_0C	rw	-	-	POWER_DOWN	-	PWR_SAVE_MODE	CP_PWRDN	-	PADS_PDN
0x12	0x00	IO_REG_12	r	-	-	-	CP_STDI_INTERLA CED	CP_INTERLACED	CP_PROG_PARM_ FOR_INT	CP_FORCE_INTERL ACED	-
0x14	0x6A	IO_REG_14	rw	1	-	DR_STR[1]	DR_STR[0]	DR_STR_CLK[1]	DR_STR_CLK[0]	DR_STR_SYNC[1]	DR_STR_SYNC[0]
0x15	0xBE	IO_REG_15	rw	-	-	1	TRI_AUDIO	TRI_SYNCS	TRI_LLC	TRI_PIX	-
0x19	0x00	LLC_DLL	rw	LLC DLL EN	LLC DLL DOUBLE	-	LLC_DLL_PHASE[4	LLC_DLL_PHASE[3	LLC_DLL_PHASE[2]	LLC_DLL_PHASE[1]	LLC_DLL_PHASE[0]
0x1B	0x00	ALSB CONTROL	rw	-	-	-	-	-	=	=	SAMPLE_ALSB
0x20	0xF0	HPA_REG1	rw	HPA_MAN_VALUE _A	HPA_MAN_VALUE _B	-	-	HPA_TRISTATE_A	HPA_TRISTATE_B	-	-
0x21	0x00	HPA_REG2	r	-	-	-	-	HPA_STATUS_POR T_A	HPA_STATUS_POR T_B	-	-
0x33	0x00	IO_REG_33	rw	-	LLC_DLL_MUX	-	-	-	-	-	-
0x3F	0x00	INT STATUS	r	=	-	=	-	-	=	INTRQ_RAW	INTRQ2_RAW
0x40	0x20	INT1_CONFIGURA TION	rw	INTRQ_DUR_SEL[1]	INTRQ_DUR_SEL[0	-	STORE_UNMASKE D_IRQS	EN_UMASK_RAW_ INTRQ	MPU_STIM_INTRQ	INTRQ_OP_SEL[1]	INTRQ_OP_SEL[0]
0x41	0x30	INT2_CONFIGURA TION	rw	INTRQ2_DUR_SEL[1]	INTRQ2_DUR_SEL[0]	CP_LOCK_UNLOC K_EDGE_SEL	STDI_DATA_VALID _EDGE_SEL	EN_UMASK_RAW_ INTRQ2	INT2_POL	INTRQ2_MUX_SEL [1]	INTRQ2_MUX_SEL [0]
0x42	0x00	RAW_STATUS_1	r	-	-	-	STDI_DATA_VALID _RAW	CP_UNLOCK_RAW	CP_LOCK_RAW	-	-
0x43	0x00	INTERRUPT_STATU S_1	r	-	-	-	STDI_DATA_VALID _ST	CP_UNLOCK_ST	CP_LOCK_ST	-	-
0x44	0x00	INTERRUPT_CLEAR _1	sc	-	-	-	STDI_DATA_VALID _CLR	CP_UNLOCK_CLR	CP_LOCK_CLR	-	-
0x45	0x00	INTERRUPT2_MAS KB_1	rw	-	-	-	STDI_DATA_VALID _MB2	CP_UNLOCK_MB2	CP_LOCK_MB2	-	-
0x46	0x00	INTERRUPT_MASK B_1	rw	-	-	-	STDI_DATA_VALID _MB1	CP_UNLOCK_MB1	CP_LOCK_MB1	-	-

Ю										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x47	0x00	RAW_STATUS_2	r	MPU_STIM_INTRQ _RAW	-	-	-	-	-	-	-
0x48	0x00	INTERRUPT_STATU S_2	r	MPU_STIM_INTRQ _ST	-	-	-	-	-	-	-
0x49	0x00	INTERRUPT_CLEAR _2	sc	MPU_STIM_INTRQ _CLR	-	-	-	-	-	-	-
0x4A	0x00	INTERRUPT2_MAS KB_2	rw	MPU_STIM_INTRQ _MB2	-	-	-	-	-	-	-
0x4B	0x00	INTERRUPT_MASK B_2	rw	MPU_STIM_INTRQ _MB1	-	-	-	-	-	-	-
0x5B	0x00	RAW_STATUS_6	r	-	-	-	-	CP_LOCK_CH1_RA W	CP_UNLOCK_CH1 _RAW	STDI_DVALID_CH1 _RAW	-
0x5C	0x00	INTERRUPT_STATU S_6	r	-	-	-	-	CP_LOCK_CH1_ST	CP_UNLOCK_CH1 _ST	STDI_DVALID_CH1 _ST	-
0x5D	0x00	INTERRUPT_CLEAR _6	sc	-	-	-	-	CP_LOCK_CH1_CL R	CP_UNLOCK_CH1 _CLR	STDI_DVALID_CH1 _CLR	-
0x5E	0x00	INTERRUPT2_MAS KB_6	rw	-	-	-	-	CP_LOCK_CH1_M B2	CP_UNLOCK_CH1 _MB2	STDI_DVALID_CH1 _MB2	-
0x5F	0x00	INTERRUPT_MASK B_6	rw	-	-	-	-	CP_LOCK_CH1_M B1	CP_UNLOCK_CH1 _MB1	STDI_DVALID_CH1 _MB1	-
0x60	0x00	HDMI LVL RAW STATUS 1	r	ISRC2_PCKT_RAW	ISRC1_PCKT_RAW	ACP_PCKT_RAW	VS_INFO_RAW	MS_INFO_RAW	SPD_INFO_RAW	AUDIO_INFO_RA W	AVI_INFO_RAW
0x61	0x00	HDMI LVL INT STATUS 1	r	ISRC2_PCKT_ST	ISRC1_PCKT_ST	ACP_PCKT_ST	VS_INFO_ST	MS_INFO_ST	SPD_INFO_ST	AUDIO_INFO_ST	AVI_INFO_ST
0x62	0x00	HDMI LVL INT CLR 1	sc	ISRC2_PCKT_CLR	ISRC1_PCKT_CLR	ACP_PCKT_CLR	VS_INFO_CLR	MS_INFO_CLR	SPD_INFO_CLR	AUDIO_INFO_CLR	AVI_INFO_CLR
0x63	0x00	HDMI LVL INT2 MASKB 1	rw	ISRC2_PCKT_MB2	ISRC1_PCKT_MB2	ACP_PCKT_MB2	VS_INFO_MB2	MS_INFO_MB2	SPD_INFO_MB2	AUDIO_INFO_MB2	AVI_INFO_MB2
0x64	0x00	HDMI LVL INT MASKB 1	rw	ISRC2_PCKT_MB1	ISRC1_PCKT_MB1	ACP_PCKT_MB1	VS_INFO_MB1	MS_INFO_MB1	SPD_INFO_MB1	AUDIO_INFO_MB1	AVI_INFO_MB1
0x65	0x00	HDMI LVL RAW STATUS 2	r	CS_DATA_VALID_ RAW	INTERNAL_MUTE_ RAW	AV_MUTE_RAW	AUDIO_CH_MD_R AW	HDMI_MODE_RA W	GEN_CTL_PCKT_R AW	AUDIO_C_PCKT_R AW	GAMUT_MDATA_R AW
0x66	0x00	HDMI LVL INT STATUS 2	r	CS_DATA_VALID_S T	INTERNAL_MUTE_ ST	AV_MUTE_ST	AUDIO_CH_MD_S T	HDMI_MODE_ST	GEN_CTL_PCKT_S T	AUDIO_C_PCKT_S T	GAMUT_MDATA_S T
0x67	0x00	HDMI LVL INT CLR 2	sc	CS_DATA_VALID_ CLR	INTERNAL_MUTE_ CLR	AV_MUTE_CLR	AUDIO_CH_MD_C LR	HDMI_MODE_CLR	GEN_CTL_PCKT_C LR	AUDIO_C_PCKT_C LR	GAMUT_MDATA_ CLR
0x68	0x00	HDMI LVL INT2 MASKB 2	rw	CS_DATA_VALID_ MB2	INTERNAL_MUTE_ MB2	AV_MUTE_MB2	AUDIO_CH_MD_ MB2	HDMI_MODE_MB 2	GEN_CTL_PCKT_ MB2	AUDIO_C_PCKT_ MB2	GAMUT_MDATA_ MB2
0x69	0x00	HDMI LVL INT MASKB 2	rw	CS_DATA_VALID_ MB1	INTERNAL_MUTE_ MB1	AV_MUTE_MB1	AUDIO_CH_MD_ MB1	HDMI_MODE_MB 1	GEN_CTL_PCKT_ MB1	AUDIO_C_PCKT_ MB1	GAMUT_MDATA_ MB1
0x6A	0x00	HDMI LVL RAW STATUS 3	r	CABLE_DET_B_RA W	TMDSPLL_LCK_A_ RAW	TMDSPLL_LCK_B_ RAW	TMDS_CLK_A_RA W	TMDS_CLK_B_RA W	VIDEO_3D_RAW	V_LOCKED_RAW	DE_REGEN_LCK_R AW
0x6B	0x00	HDMI LVL INT STATUS 3	r	CABLE_DET_B_ST	TMDSPLL_LCK_A_ ST	TMDSPLL_LCK_B_ ST	TMDS_CLK_A_ST	TMDS_CLK_B_ST	VIDEO_3D_ST	V_LOCKED_ST	DE_REGEN_LCK_S T
0x6C	0x00	HDMI LVL INT CLR 3	sc	CABLE_DET_B_CL R	TMDSPLL_LCK_A_ CLR	TMDSPLL_LCK_B_ CLR	TMDS_CLK_A_CLR	TMDS_CLK_B_CLR	VIDEO_3D_CLR	V_LOCKED_CLR	DE_REGEN_LCK_C LR

Ю										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x6D	0x00	HDMI LVL INT2 MASKB 3	rw	CABLE_DET_B_MB 2	TMDSPLL_LCK_A_ MB2	TMDSPLL_LCK_B_ MB2	TMDS_CLK_A_MB 2	TMDS_CLK_B_MB 2	VIDEO_3D_MB2	V_LOCKED_MB2	DE_REGEN_LCK_ MB2
0x6E	0x00	HDMI LVL INT MASKB 3	rw	CABLE_DET_B_MB	TMDSPLL_LCK_A_ MB1	TMDSPLL_LCK_B_ MB1	TMDS_CLK_A_MB	TMDS_CLK_B_MB	VIDEO_3D_MB1	V_LOCKED_MB1	DE_REGEN_LCK_ MB1
0x6F	0x00	HDMI LVL RAW STATUS 4	r	-	-	-	-	-	HDMI_ENCRPT_A_ RAW	HDMI_ENCRPT_B_ RAW	CABLE_DET_A_RA W
0x70	0x00	HDMI LVL INT STATUS 4	r	-	-	-	-	-	HDMI_ENCRPT_A_ ST	HDMI_ENCRPT_B_ ST	CABLE_DET_A_ST
0x71	0x00	HDMI LVL INT CLR 4	sc	-	-	-	-	-	HDMI_ENCRPT_A_ CLR	HDMI_ENCRPT_B_ CLR	CABLE_DET_A_CL R
0x72	0x00	HDMI LVL INT2 MASKB 4	rw	-	-	-	-	-	HDMI_ENCRPT_A_ MB2	HDMI_ENCRPT_B_ MB2	CABLE_DET_A_M B2
0x73	0x00	HDMI LVL INT MASKB 4	rw	-	-	-	-	-	HDMI_ENCRPT_A_ MB1	HDMI_ENCRPT_B_ MB1	CABLE_DET_A_M B1
0x79	0x00	HDMI EDG RAW STATUS 1	r	NEW_ISRC2_PCKT _RAW	NEW_ISRC1_PCKT _RAW	NEW_ACP_PCKT_ RAW	NEW_VS_INFO_RA W	NEW_MS_INFO_R AW	NEW_SPD_INFO_ RAW	NEW_AUDIO_INF O_RAW	NEW_AVI_INFO_R AW
0x7A	0x00	HDMI EDG INT STATUS 1	r	NEW_ISRC2_PCKT _ST	NEW_ISRC1_PCKT _ST	NEW_ACP_PCKT_ ST	NEW_VS_INFO_ST	NEW_MS_INFO_S T	NEW_SPD_INFO_S T	NEW_AUDIO_INF O_ST	NEW_AVI_INFO_S T
0x7B	0x00	HDMI EDG INT CLR 1	sc	NEW_ISRC2_PCKT _CLR	NEW_ISRC1_PCKT _CLR	NEW_ACP_PCKT_ CLR	NEW_VS_INFO_CL R	NEW_MS_INFO_C LR	NEW_SPD_INFO_ CLR	NEW_AUDIO_INF O_CLR	NEW_AVI_INFO_C LR
0x7C	0x00	HDMI EDG INT2 MASKB 1	rw	NEW_ISRC2_PCKT _MB2	NEW_ISRC1_PCKT _MB2	NEW_ACP_PCKT_ MB2	NEW_VS_INFO_M B2	NEW_MS_INFO_M B2	NEW_SPD_INFO_ MB2	NEW_AUDIO_INF O_MB2	NEW_AVI_INFO_M B2
0x7D	0x00	HDMI EDG INT MASKB 1	rw	NEW_ISRC2_PCKT _MB1	NEW_ISRC1_PCKT _MB1	NEW_ACP_PCKT_ MB1	NEW_VS_INFO_M B1	NEW_MS_INFO_M B1	NEW_SPD_INFO_ MB1	NEW_AUDIO_INF O_MB1	NEW_AVI_INFO_M B1
0x7E	0x00	HDMI EDG RAW STATUS 2	r	FIFO_NEAR_OVFL _RAW	FIFO_UNDERFLO_ RAW	FIFO_OVERFLO_R AW	CTS_PASS_THRSH _RAW	CHANGE_N_RAW	PACKET_ERROR_R AW	AUDIO_PCKT_ERR _RAW	NEW_GAMUT_MD ATA_RAW
0x7F	0x00	HDMI EDG INT STATUS 2	r	FIFO_NEAR_OVFL _ST	FIFO_UNDERFLO_ ST	FIFO_OVERFLO_ST	CTS_PASS_THRSH _ST	CHANGE_N_ST	PACKET_ERROR_S T	AUDIO_PCKT_ERR _ST	NEW_GAMUT_MD ATA_ST
0x80	0x00	HDMI EDG INT CLR 2	sc	FIFO_NEAR_OVFL _CLR	FIFO_UNDERFLO_ CLR	FIFO_OVERFLO_C LR	CTS_PASS_THRSH _CLR	CHANGE_N_CLR	PACKET_ERROR_C LR	AUDIO_PCKT_ERR _CLR	NEW_GAMUT_MD ATA_CLR
0x81	0x00	HDMI EDG INT2 MASKB 2	rw	FIFO_NEAR_OVFL _MB2	FIFO_UNDERFLO_ MB2	FIFO_OVERFLO_M B2	CTS_PASS_THRSH _MB2	CHANGE_N_MB2	PACKET_ERROR_M B2	AUDIO_PCKT_ERR _MB2	NEW_GAMUT_MD ATA_MB2
0x82	0x00	HDMI EDG INT MASKB 2	rw	FIFO_NEAR_OVFL _MB1	FIFO_UNDERFLO_ MB1	FIFO_OVERFLO_M B1	CTS_PASS_THRSH _MB1	CHANGE_N_MB1	PACKET_ERROR_M B1	AUDIO_PCKT_ERR _MB1	NEW_GAMUT_MD ATA_MB1
0x83	0x00	HDMI EDG RAW STATUS 3	r	DEEP_COLOR_CH NG_RAW	VCLK_CHNG_RAW	AUDIO_MODE_CH NG_RAW	PARITY_ERROR_R AW	NEW_SAMP_RT_R AW	AUDIO_FLT_LINE_ RAW	NEW_TMDS_FRQ_ RAW	FIFO_NEAR_UFLO _RAW
0x84	0x00	HDMI EDG STATUS 3	r	DEEP_COLOR_CH NG_ST	VCLK_CHNG_ST	AUDIO_MODE_CH NG_ST	PARITY_ERROR_ST	NEW_SAMP_RT_S T	AUDIO_FLT_LINE_ ST	NEW_TMDS_FRQ_ ST	FIFO_NEAR_UFLO _ST
0x85	0x00	HDMI EDG INT CLR 3	sc	DEEP_COLOR_CH NG_CLR	VCLK_CHNG_CLR	AUDIO_MODE_CH NG_CLR	PARITY_ERROR_CL R	NEW_SAMP_RT_C LR	AUDIO_FLT_LINE_ CLR	NEW_TMDS_FRQ_ CLR	FIFO_NEAR_UFLO _CLR
0x86	0x00	HDMI EDG INT2 MASKB 3	rw	DEEP_COLOR_CH NG_MB2	VCLK_CHNG_MB2	AUDIO_MODE_CH NG_MB2	PARITY_ERROR_M B2	NEW_SAMP_RT_M B2	AUDIO_FLT_LINE_ MB2	NEW_TMDS_FRQ_ MB2	FIFO_NEAR_UFLO _MB2
0x87	0x00	HDMI EDG INT MASKB 3	rw	DEEP_COLOR_CH NG_MB1	VCLK_CHNG_MB1	AUDIO_MODE_CH NG_MB1	PARITY_ERROR_M B1	NEW_SAMP_RT_M B1	AUDIO_FLT_LINE_ MB1	NEW_TMDS_FRQ_ MB1	FIFO_NEAR_UFLO _MB1
0x88	0x00	HDMI EDG RAW STATUS 4	r	MS_INF_CKS_ERR _RAW	SPD_INF_CKS_ERR _RAW	AUD_INF_CKS_ER R_RAW	AVI_INF_CKS_ERR _RAW	RI_EXPIRED_B_RA W	RI_EXPIRED_A_RA W	AKSV_UPDATE_B_ RAW	AKSV_UPDATE_A_ RAW

Ю										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x89	0x00	HDMI EDG STATUS 4	r	MS_INF_CKS_ERR _ST	SPD_INF_CKS_ERR _ST	AUD_INF_CKS_ER R_ST	AVI_INF_CKS_ERR _ST	RI_EXPIRED_B_ST	RI_EXPIRED_A_ST	AKSV_UPDATE_B_ ST	AKSV_UPDATE_A_ ST
0x8A	0x00	HDMI EDG INT CLR 4	sc	MS_INF_CKS_ERR CLR	SPD_INF_CKS_ERR CLR	AUD_INF_CKS_ER R CLR	AVI_INF_CKS_ERR CLR	RI_EXPIRED_B_CL R	RI_EXPIRED_A_CL R	AKSV_UPDATE_B_ CLR	AKSV_UPDATE_A_ CLR
0x8B	0x00	HDMI EDG INT2 MASKB 4	rw	MS_INF_CKS_ERR MB2	SPD_INF_CKS_ERR MB2	AUD_INF_CKS_ER R MB2	AVI_INF_CKS_ERR MB2	RI_EXPIRED_B_MB	RI_EXPIRED_A_MB	AKSV_UPDATE_B_ MB2	AKSV_UPDATE_A_ MB2
0x8C	0x00	HDMI EDG INT MASKB 4	rw	MS_INF_CKS_ERR _MB1	SPD_INF_CKS_ERR _MB1	AUD_INF_CKS_ER R_MB1	AVI_INF_CKS_ERR _MB1	RI_EXPIRED_B_MB 1	RI_EXPIRED_A_MB 1	AKSV_UPDATE_B_ MB1	AKSV_UPDATE_A_ MB1
0x8D	0x00	HDMI EDG RAW STATUS 5	r	-	-	-	-	-	-	BG_MEAS_DONE_ RAW	VS_INF_CKS_ERR_ RAW
0x8E	0x00	HDMI EDG STATUS 5	r	-	-	-	-	-	-	BG_MEAS_DONE_ ST	VS_INF_CKS_ERR_ ST
0x8F	0x00	HDMI EDG INT CLR 5	sc	-	-	-	-	-	-	BG_MEAS_DONE_ CLR	VS_INF_CKS_ERR_ CLR
0x90	0x00	HDMI EDG INT2 MASKB 5	rw	-	-	-	-	-	-	BG_MEAS_DONE_ MB2	VS_INF_CKS_ERR_ MB2
0x91	0x00	HDMI EDG INT MASKB 5	rw	-	-	-	-	-	-	BG_MEAS_DONE_ MB1	VS_INF_CKS_ERR_ MB1
0x92	0x00	CEC_STATUS1_RA W	r	-	-	CEC_RX_RDY2_RA W	CEC_RX_RDY1_RA W	CEC_RX_RDY0_RA W	CEC_TX_RETRY_TI MEOUT_RAW	CEC_TX_ARBITRAT ION_LOST_RAW	CEC_TX_READY_R AW
0x93	0x00	CEC_STATUS1_INT _STATUS	r	-	-	CEC_RX_RDY2_ST	CEC_RX_RDY1_ST	CEC_RX_RDY0_ST	CEC_TX_RETRY_TI MEOUT_ST	CEC_TX_ARBITRAT ION_LOST_ST	CEC_TX_READY_S T
0x94	0x00	CEC_STATUS1_INT _CLEAR	sc	-	-	CEC_RX_RDY2_CL R	CEC_RX_RDY1_CL R	CEC_RX_RDY0_CL R	CEC_TX_RETRY_TI MEOUT_CLR	CEC_TX_ARBITRAT ION_LOST_CLR	CEC_TX_READY_C LR
0x95	0x00	CEC_STATUS1_INT 2_MASKB	rw	-	-	CEC_RX_RDY2_M B2	CEC_RX_RDY1_M B2	CEC_RX_RDY0_M B2	CEC_TX_RETRY_TI MEOUT_MB2	CEC_TX_ARBITRAT ION_LOST_MB2	CEC_TX_READY_ MB2
0x96	0x00	CEC_STATUS1_INT 1_MASKB	rw	-	-	CEC_RX_RDY2_M B1	CEC_RX_RDY1_M B1	CEC_RX_RDY0_M B1	CEC_TX_RETRY_TI MEOUT_MB1	CEC_TX_ARBITRAT ION_LOST_MB1	CEC_TX_READY_ MB1
0x97	0x00	CEC_RAW_STATUS 2	r	CEC_INTERRUPT_ BYTE[7]	CEC_INTERRUPT_ BYTE[6]	CEC_INTERRUPT_ BYTE[5]	CEC_INTERRUPT_ BYTE[4]	CEC_INTERRUPT_ BYTE[3]	CEC_INTERRUPT_ BYTE[2]	CEC_INTERRUPT_ BYTE[1]	CEC_INTERRUPT_ BYTE[0]
0x98	0x00	CEC_INTERRUPT_S TATUS2	r	CEC_INTERRUPT_ BYTE_ST[7]	CEC_INTERRUPT_ BYTE_ST[6]	CEC_INTERRUPT_ BYTE_ST[5]	CEC_INTERRUPT_ BYTE_ST[4]	CEC_INTERRUPT_ BYTE_ST[3]	CEC_INTERRUPT_ BYTE_ST[2]	CEC_INTERRUPT_ BYTE_ST[1]	CEC_INTERRUPT_ BYTE_ST[0]
0x99	0x00	CEC_INTERRUPT_ CLEAR2	sc	CEC_INTERRUPT_ BYTE_CLR[7]	CEC_INTERRUPT_ BYTE_CLR[6]	CEC_INTERRUPT_ BYTE_CLR[5]	CEC_INTERRUPT_ BYTE_CLR[4]	CEC_INTERRUPT_ BYTE_CLR[3]	CEC_INTERRUPT_ BYTE_CLR[2]	CEC_INTERRUPT_ BYTE_CLR[1]	CEC_INTERRUPT_ BYTE_CLR[0]
0x9A	0x00	CEC_INTERRUPT2_ MASKB	rw	CEC_INTERRUPT_ BYTE_MB2[7]	CEC_INTERRUPT_ BYTE_MB2[6]	CEC_INTERRUPT_ BYTE_MB2[5]	CEC_INTERRUPT_ BYTE_MB2[4]	CEC_INTERRUPT_ BYTE_MB2[3]	CEC_INTERRUPT_ BYTE_MB2[2]	CEC_INTERRUPT_ BYTE_MB2[1]	CEC_INTERRUPT_ BYTE_MB2[0]
0x9B	0x00	CEC_INTERRUPT_ MASKB	rw	CEC_INTERRUPT_ BYTE_MB1[7]	CEC_INTERRUPT_ BYTE_MB1[6]	CEC_INTERRUPT_ BYTE_MB1[5]	CEC_INTERRUPT_ BYTE_MB1[4]	CEC_INTERRUPT_ BYTE_MB1[3]	CEC_INTERRUPT_ BYTE_MB1[2]	CEC_INTERRUPT_ BYTE_MB1[1]	CEC_INTERRUPT_ BYTE_MB1[0]
0xD6	0x00	IO_REG_D6	rw	-	-	-	-	-	-	-	PIN_CHECKER_EN
0xD7	0x00	IO_REG_D7	rw	PIN_CHECKER_VA L[7]	PIN_CHECKER_VA L[6]	PIN_CHECKER_VA L[5]	PIN_CHECKER_VA L[4]	PIN_CHECKER_VA L[3]	PIN_CHECKER_VA L[2]	PIN_CHECKER_VA L[1]	PIN_CHECKER_VA L[0]
0xDD	0x00		rw	MAN_OP_CLK_SE L_EN	MAN_OP_CLK_SE L[2]	MAN_OP_CLK_SE L[1]	MAN_OP_CLK_SE L[0]	-	-	-	-
0xEA	0x00		r	<u>RD_INFO[15]</u>	RD_INFO[14]	RD_INFO[13]	RD_INFO[12]	RD_INFO[11]	RD_INFO[10]	RD_INFO[9]	RD_INFO[8]
0xEB	0x00		r	RD_INFO[7]	RD_INFO[6]	RD_INFO[5]	RD_INFO[4]	RD_INFO[3]	RD_INFO[2]	RD_INFO[1]	RD_INFO[0]

Ю										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xF4	0x00	CEC SLAVE ADDRESS	rw	CEC_SLAVE_ADDR [6]	CEC_SLAVE_ADDR [5]	CEC_SLAVE_ADDR [4]	CEC_SLAVE_ADDR [3]	CEC_SLAVE_ADDR [2]	CEC_SLAVE_ADDR [1]	CEC_SLAVE_ADDR [0]	-
0xF5	0x00	INFOFRAME SLAVE ADDRESS	rw	INFOFRAME_SLAV E_ADDR[6]	INFOFRAME_SLAV E_ADDR[5]	INFOFRAME_SLAV E_ADDR[4]	INFOFRAME_SLAV E_ADDR[3]	INFOFRAME_SLAV E_ADDR[2]	INFOFRAME_SLAV E_ADDR[1]	INFOFRAME_SLAV E_ADDR[0]	-
0xF9	0x00	KSV SLAVE ADDRESS	rw	KSV_SLAVE_ADDR [6]	KSV_SLAVE_ADDR [5]	KSV_SLAVE_ADDR [4]	KSV_SLAVE_ADDR [3]	KSV_SLAVE_ADDR [2]	KSV_SLAVE_ADDR [1]	KSV_SLAVE_ADDR [0]	-
0xFA	0x00	EDID SLAVE ADDRESS	rw	EDID_SLAVE_ADD R[6]	EDID_SLAVE_ADD R[5]	EDID_SLAVE_ADD R[4]	EDID_SLAVE_ADD R[3]	EDID_SLAVE_ADD R[2]	EDID_SLAVE_ADD R[1]	EDID_SLAVE_ADD R[0]	-
0xFB	0x00	HDMI SLAVE ADDRESS	rw	HDMI_SLAVE_AD DR[6]	HDMI_SLAVE_AD DR[5]	HDMI_SLAVE_AD DR[4]	HDMI_SLAVE_AD DR[3]	HDMI_SLAVE_AD DR[2]	HDMI_SLAVE_AD DR[1]	HDMI_SLAVE_AD DR[0]	-
0xFD	0x00	CP SLAVE ADDRESS	rw	CP_SLAVE_ADDR[6]	CP_SLAVE_ADDR[5]	CP_SLAVE_ADDR[4]	CP_SLAVE_ADDR[3]	CP_SLAVE_ADDR[2]	CP_SLAVE_ADDR[1]	CP_SLAVE_ADDR[0]	-
0xFF	0x00	IO REG FF	sc	MAIN RESET	-	-	-	-	-	-	-

DPLL **1.2 DPLL** Register Map

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xA0	0x00	AUDIO MISC	rw	-	-	-	-	CLK_DIVIDE_RATI O[3]	CLK_DIVIDE_RATI O[2]	CLK_DIVIDE_RATI O[1]	CLK_DIVIDE_RATI O[0]
0xB5	0x01	MCLK FS	rw	-	-	ī	-	-	MCLK_FS_N[2]	MCLK_FS_N[1]	MCLK_FS_N[0]

1.3 HDMI

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	HDMI_REGISTER_0 0H	rw	HDCP_A0	-	BG_MEAS_PORT_ SEL[2]	BG_MEAS_PORT_ SEL[1]	BG_MEAS_PORT_ SEL[0]	HDMI_PORT_SELE CT[2]	HDMI_PORT_SELE CT[1]	HDMI_PORT_SELE CT[0]
0x01	0x00	HDMI_REGISTER_0 1H	rw	-	-	-	MUX_DSD_OUT	OVR_AUTO_MUX_ DSD_OUT	OVR_MUX_HBR	MUX_HBR_OUT	TERM_AUTO
0x02	0x00	HDMI_REGISTER_ BG_PORT_ENABLE	rw	-	-	-	-	-	-	EN_BG_PORT_B	EN_BG_PORT_A
0x03	0x18	HDMI REGISTER_03H	rw	DIS_I2S_ZERO_CP MPR	I2SOUTMODE[1]	I2SOUTMODE[0]	I2SBITWIDTH[4]	I2SBITWIDTH[3]	I2SBITWIDTH[2]	I2SBITWIDTH[1]	I2SBITWIDTH[0]
0x04	0x00	HDMI REGISTER_04H	r	-	AV_MUTE	HDCP_KEYS_READ	HDCP_KEY_ERRO R	HDCP_RI_EXPIRED	-	TMDS_PLL_LOCKE D	AUDIO_PLL_LOCK ED
0x05	0x00	HDMI_REGISTER_0 5H	r	HDMI_MODE	HDMI_CONTENT_ ENCRYPTED	DVI_HSYNC_POLA RITY	DVI_VSYNC_POLA RITY	HDMI_PIXEL_REPE TITION[3]	HDMI_PIXEL_REPE TITION[2]	HDMI_PIXEL_REPE TITION[1]	HDMI_PIXEL_REPE TITION[0]
0x07	0x00	LINE WIDTH_1	r	VERT_FILTER_LOC KED	AUDIO_CHANNEL _MODE	DE_REGEN_FILTER _LOCKED	LINE_WIDTH[12]	LINE_WIDTH[11]	LINE_WIDTH[10]	LINE_WIDTH[9]	LINE_WIDTH[8]
0x08	0x00	LINE WIDTH_2	r	LINE_WIDTH[7]	LINE_WIDTH[6]	LINE_WIDTH[5]	LINE_WIDTH[4]	LINE_WIDTH[3]	LINE_WIDTH[2]	LINE_WIDTH[1]	LINE_WIDTH[0]
0x09	0x00	FIELDO HEIGHT_1	r	-	-	-	FIELD0_HEIGHT[1 2]	FIELDO_HEIGHT[1 1]	FIELD0_HEIGHT[1 0]	FIELDO_HEIGHT[9]	FIELDO_HEIGHT[8]
0x0A	0x00	FIELD0 HEIGHT_2	r	FIELD0_HEIGHT[7]	FIELD0_HEIGHT[6]	FIELD0_HEIGHT[5]	FIELD0_HEIGHT[4]	FIELD0_HEIGHT[3]	FIELD0_HEIGHT[2]	FIELD0_HEIGHT[1]	FIELD0_HEIGHT[0]
0x0B	0x00	FIELD1 HEIGHT_1	r	DEEP_COLOR_MO DE[1]	DEEP_COLOR_MO DE[0]	HDMI_INTERLACE D	FIELD1_HEIGHT[1 2]	FIELD1_HEIGHT[1 1]	FIELD1_HEIGHT[1 0]	FIELD1_HEIGHT[9]	FIELD1_HEIGHT[8]
0x0C	0x00	FIELD1 HEIGHT_2	r	FIELD1_HEIGHT[7]	FIELD1_HEIGHT[6]	FIELD1_HEIGHT[5]	FIELD1_HEIGHT[4]	FIELD1_HEIGHT[3]	FIELD1_HEIGHT[2]	FIELD1_HEIGHT[1]	FIELD1_HEIGHT[0]
0x0D	0x04	HDMI_REGISTER_0 DH	rw	-	-	-	-	FREQTOLERANCE[3]	FREQTOLERANCE[2]	FREQTOLERANCE[1]	FREQTOLERANCE[0]
0x0F	0x1F	AUDIO MUTE SPEED	rw	MAN_AUDIO_DL_ BYPASS	AUDIO_DELAY_LI NE_BYPASS	-	AUDIO_MUTE_SPE ED[4]	AUDIO_MUTE_SPE ED[3]	AUDIO_MUTE_SPE ED[2]	AUDIO_MUTE_SPE ED[1]	AUDIO_MUTE_SPE ED[0]
0x10	0x25	HDMI_REGISTER_1 0H	rw	-	-	CTS_CHANGE_TH RESHOLD[5]	CTS_CHANGE_TH RESHOLD[4]	CTS_CHANGE_TH RESHOLD[3]	CTS_CHANGE_TH RESHOLD[2]	CTS_CHANGE_TH RESHOLD[1]	CTS_CHANGE_TH RESHOLD[0]
0x11	0x7D	AUDIO FIFO ALMOST FULL THRESHOLD	rw	-	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[6]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[5]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[4]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[3]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[2]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[1]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[0]
0x12	0x02	AUDIO FIFO ALMOST EMPTY THRESHOLD	rw	-	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[6]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[5]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[4]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[3]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[2]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[1]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[0]
0x13	0x7F	AUDIO COAST MASK	rw	-	AC_MSK_VCLK_C HNG	AC_MSK_VPLL_U NLOCK	-	AC_MSK_NEW_CT S	AC_MSK_NEW_N	AC_MSK_CHNG_P ORT	AC_MSK_VCLK_D ET
0x14	0x3F	MUTE MASK 21_16	rw	-	-	MT_MSK_COMPRS _AUD	MT_MSK_AUD_M ODE_CHNG	-	-	MT_MSK_PARITY_ ERR	MT_MSK_VCLK_C HNG
0x15	0xFF	MUTE MASK 15_8	rw	MT_MSK_APLL_U NLOCK	MT_MSK_VPLL_U NLOCK	MT_MSK_ACR_NO T_DET	-	MT_MSK_FLATLIN E_DET	-	MT_MSK_FIFO_U NDERLFOW	MT_MSK_FIFO_OV ERFLOW
0x16	0xFF	MUTE MASK 7_0	rw	MT_MSK_AVMUTE	MT_MSK_NOT_HD MIMODE	MT_MSK_NEW_CT S	MT_MSK_NEW_N	MT_MSK_CHMOD E_CHNG	MT_MSK_APCKT_ ECC_ERR	MT_MSK_CHNG_P ORT	MT_MSK_VCLK_D ET
0x18	0x00	PACKETS DETECTED_2	r	-	-	-	-	HBR_AUDIO_PCKT _DET	DST_AUDIO_PCKT _DET	DSD_PACKET_DET	AUDIO_SAMPLE_P CKT_DET
0x19	0x00	PACKETS DETECTED_3	r	-	-	-	-	-	DST_DOUBLE	-	-

HDMI										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x1A	0x80	MUTE_CTRL	rw	-	IGNORE_PARITY_E RR	-	MUTE_AUDIO	WAIT_UNMUTE[2]	WAIT_UNMUTE[1]	WAIT_UNMUTE[0]	NOT_AUTO_UNM UTE
0x1B	0x18	DEEPCOLOR_FIFO _DEBUG_1	rw	-	-	-	DCFIFO_RESET_O N_LOCK	DCFIFO_KILL_NOT _LOCKED	DCFIFO_KILL_DIS	-	-
0x1C	0x00	DEEPCOLOR_FIFO _DEBUG_2	r	-	-	-	-	DCFIFO_LOCKED	DCFIFO_LEVEL[2]	DCFIFO_LEVEL[1]	DCFIFO_LEVEL[0]
0x1D	0x00	REGISTER_1DH	rw	-	-	UP_CONVERSION_ MODE	-	-	-	-	-
0x1E	0x00	TOTAL_LINE_WIDT H_1	r	-	-	TOTAL_LINE_WIDT H[13]	TOTAL_LINE_WIDT H[12]	TOTAL_LINE_WIDT H[11]	TOTAL_LINE_WIDT H[10]	TOTAL_LINE_WIDT H[9]	TOTAL_LINE_WIDT H[8]
0x1F	0x00	TOTAL_LINE_WIDT H_2	r	TOTAL_LINE_WIDT H[7]	TOTAL_LINE_WIDT H[6]	TOTAL_LINE_WIDT H[5]	TOTAL_LINE_WIDT H[4]	TOTAL_LINE_WIDT H[3]	TOTAL_LINE_WIDT H[2]	TOTAL_LINE_WIDT H[1]	TOTAL_LINE_WIDT H[0]
0x20	0x00	HSYNC_FRONT_P ORCH_1	r	-	-	-	HSYNC_FRONT_P ORCH[12]	HSYNC_FRONT_P ORCH[11]	HSYNC_FRONT_P ORCH[10]	HSYNC_FRONT_P ORCH[9]	HSYNC_FRONT_P ORCH[8]
0x21	0x00	HSYNC_FRONT_P ORCH_2	r	HSYNC_FRONT_P ORCH[7]	HSYNC_FRONT_P ORCH[6]	HSYNC_FRONT_P ORCH[5]	HSYNC_FRONT_P ORCH[4]	HSYNC_FRONT_P ORCH[3]	HSYNC_FRONT_P ORCH[2]	HSYNC_FRONT_P ORCH[1]	HSYNC_FRONT_P ORCH[0]
0x22	0x00	HSYNC_PULSE_WI DTH_1	r	-	-	-	HSYNC_PULSE_WI DTH[12]	HSYNC_PULSE_WI DTH[11]	HSYNC_PULSE_WI DTH[10]	HSYNC_PULSE_WI DTH[9]	HSYNC_PULSE_WI DTH[8]
0x23	0x00	HSYNC_PULSE_WI DTH_2	r	HSYNC_PULSE_WI DTH[7]	HSYNC_PULSE_WI DTH[6]	HSYNC_PULSE_WI DTH[5]	HSYNC_PULSE_WI DTH[4]	HSYNC_PULSE_WI DTH[3]	HSYNC_PULSE_WI DTH[2]	HSYNC_PULSE_WI DTH[1]	HSYNC_PULSE_WI DTH[0]
0x24	0x00	HSYNC_BACK_PO RCH 1	r	-	-	-	HSYNC_BACK_PO RCH[12]	HSYNC_BACK_PO RCH[11]	HSYNC_BACK_PO RCH[10]	HSYNC_BACK_PO RCH[9]	HSYNC_BACK_PO RCH[8]
0x25	0x00	HSYNC_BACK_PO RCH_2	r	HSYNC_BACK_PO RCH[7]	HSYNC_BACK_PO RCH[6]	HSYNC_BACK_PO RCH[5]	HSYNC_BACK_PO RCH[4]	HSYNC_BACK_PO RCH[3]	HSYNC_BACK_PO RCH[2]	HSYNC_BACK_PO RCH[1]	HSYNC_BACK_PO RCH[0]
0x26	0x00	FIELDO_TOTAL_HE	r	-	-	FIELDO_TOTAL_HE IGHT[13]	FIELDO_TOTAL_HE IGHT[12]	FIELDO_TOTAL_HE IGHT[11]	FIELDO_TOTAL_HE IGHT[10]	FIELDO_TOTAL_HE IGHT[9]	FIELDO_TOTAL_HE IGHT[8]
0x27	0x00	FIELDO_TOTAL_HE	r	FIELDO_TOTAL_HE IGHT[7]	FIELD0_TOTAL_HE IGHT[6]	FIELDO_TOTAL_HE IGHT[5]	FIELDO_TOTAL_HE IGHT[4]	FIELDO_TOTAL_HE IGHT[3]	FIELDO_TOTAL_HE IGHT[2]	FIELDO_TOTAL_HE IGHT[1]	FIELDO_TOTAL_HE IGHT[0]
0x28	0x00	FIELD1_TOTAL_HE IGHT_1	r	-	-	FIELD1_TOTAL_HE IGHT[13]	FIELD1_TOTAL_HE IGHT[12]	FIELD1_TOTAL_HE IGHT[11]	FIELD1_TOTAL_HE IGHT[10]	FIELD1_TOTAL_HE IGHT[9]	FIELD1_TOTAL_HE IGHT[8]
0x29	0x00	FIELD1_TOTAL_HE IGHT_2	r	FIELD1_TOTAL_HE IGHT[7]	FIELD1_TOTAL_HE IGHT[6]	FIELD1_TOTAL_HE IGHT[5]	FIELD1_TOTAL_HE IGHT[4]	FIELD1_TOTAL_HE IGHT[3]	FIELD1_TOTAL_HE IGHT[2]	FIELD1_TOTAL_HE IGHT[1]	FIELD1_TOTAL_HE IGHT[0]
0x2A	0x00	FIELDO_VS_FRONT PORCH 1	r	-	-	FIELDO_VS_FRONT PORCH[13]	FIELDO_VS_FRONT PORCH[12]	FIELDO_VS_FRONT PORCH[11]	FIELDO_VS_FRONT PORCH[10]	FIELDO_VS_FRONT PORCH[9]	FIELDO_VS_FRONT PORCH[8]
0x2B	0x00	FIELDO_VS_FRONT PORCH 2	r	FIELD0_VS_FRONT _PORCH[7]	FIELD0_VS_FRONT _PORCH[6]	FIELDO_VS_FRONT PORCH[5]	FIELDO_VS_FRONT _PORCH[4]	FIELDO_VS_FRONT PORCH[3]	FIELDO_VS_FRONT PORCH[2]	FIELDO_VS_FRONT PORCH[1]	FIELDO_VS_FRONT PORCH[0]
0x2C	0x00	FIELD1_VS_FRONT PORCH 1	r	_1 Onen[/]	_r onerioj	FIELD1_VS_FRONT _PORCH[13]	FIELD1_VS_FRONT _PORCH[12]	FIELD1_VS_FRONT _PORCH[11]	FIELD1_VS_FRONT _PORCH[10]	FIELD1_VS_FRONT _PORCH[9]	FIELD1_VS_FRONT _PORCH[8]
0x2D	0x00	FIELD1_VS_FRONT _PORCH_2	r	FIELD1_VS_FRONT _PORCH[7]	FIELD1_VS_FRONT _PORCH[6]	FIELD1_VS_FRONT _PORCH[5]	FIELD1_VS_FRONT _PORCH[4]	FIELD1_VS_FRONT _PORCH[3]	FIELD1_VS_FRONT _PORCH[2]	FIELD1_VS_FRONT _PORCH[1]	FIELD1_VS_FRONT _PORCH[0]
0x2E	0x00	FIELDO_VS_PULSE WIDTH 1	r	_i onen[/]	_i onenjoj -	FIELDO_VS_PULSE _WIDTH[13]	FIELDO_VS_PULSE _WIDTH[12]	FIELDO_VS_PULSE _WIDTH[11]	FIELDO_VS_PULSE WIDTH[10]	FIELDO_VS_PULSE _WIDTH[9]	FIELDO_VS_PULSE WIDTH[8]
0x2F	0x00	FIELDO_VS_PULSE WIDTH 2	r	FIELD0_VS_PULSE WIDTH[7]	FIELDO_VS_PULSE WIDTH[6]	FIELDO_VS_PULSE _WIDTH[5]	FIELDO_VS_PULSE _WIDTH[4]	FIELDO_VS_PULSE _WIDTH[3]	FIELDO_VS_PULSE WIDTH[2]	FIELDO_VS_PULSE WIDTH[1]	FIELDO_VS_PULSE _WIDTH[0]
0x30	0x00	FIELD1_VS_PULSE _WIDTH_1	r	_WIDIT[/]		FIELD1_VS_PULSE _WIDTH[13]	FIELD1_VS_PULSE _WIDTH[12]	FIELD1_VS_PULSE _WIDTH[11]	FIELD1_VS_PULSE _WIDTH[10]	FIELD1_VS_PULSE _WIDTH[9]	FIELD1_VS_PULSE _WIDTH[8]
	<u> </u>	_wiDIU_I				_אוטוח[וס]	_WIDTH[12]	_אוטוחנוו]	_אוטוחנוט]	_אוטוח[א]	_พเกเน[0]

HDMI										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x31	0x00	FIELD1_VS_PULSE _WIDTH_2	r	FIELD1_VS_PULSE _WIDTH[7]	FIELD1_VS_PULSE _WIDTH[6]	FIELD1_VS_PULSE _WIDTH[5]	FIELD1_VS_PULSE _WIDTH[4]	FIELD1_VS_PULSE _WIDTH[3]	FIELD1_VS_PULSE _WIDTH[2]	FIELD1_VS_PULSE _WIDTH[1]	FIELD1_VS_PULSE _WIDTH[0]
0x32	0x00	FIELD0_VS_BACK_ PORCH_1	r	-	-	FIELD0_VS_BACK_ PORCH[13]	FIELD0_VS_BACK_ PORCH[12]	FIELD0_VS_BACK_ PORCH[11]	FIELD0_VS_BACK_ PORCH[10]	FIELD0_VS_BACK_ PORCH[9]	FIELDO_VS_BACK_ PORCH[8]
0x33	0x00	FIELD0_VS_BACK_ PORCH_2	r	FIELD0_VS_BACK_ PORCH[7]	FIELD0_VS_BACK_ PORCH[6]	FIELD0_VS_BACK_ PORCH[5]	FIELD0_VS_BACK_ PORCH[4]	FIELD0_VS_BACK_ PORCH[3]	FIELD0_VS_BACK_ PORCH[2]	FIELD0_VS_BACK_ PORCH[1]	FIELDO_VS_BACK_ PORCH[0]
0x34	0x00	FIELD1_VS_BACK_ PORCH_1	r	-	-	FIELD1_VS_BACK_ PORCH[13]	FIELD1_VS_BACK_ PORCH[12]	FIELD1_VS_BACK_ PORCH[11]	FIELD1_VS_BACK_ PORCH[10]	FIELD1_VS_BACK_ PORCH[9]	FIELD1_VS_BACK_ PORCH[8]
0x35	0x00	FIELD1_VS_BACK_ PORCH_2	r	FIELD1_VS_BACK_ PORCH[7]	FIELD1_VS_BACK_ PORCH[6]	FIELD1_VS_BACK_ PORCH[5]	FIELD1_VS_BACK_ PORCH[4]	FIELD1_VS_BACK_ PORCH[3]	FIELD1_VS_BACK_ PORCH[2]	FIELD1_VS_BACK_ PORCH[1]	FIELD1_VS_BACK_ PORCH[0]
0x36	0x00	CHANNEL STATUS DATA_1	r	CS_DATA[7]	CS_DATA[6]	CS_DATA[5]	CS_DATA[4]	CS_DATA[3]	CS_DATA[2]	CS_DATA[1]	CS_DATA[0]
0x37	0x00	CHANNEL STATUS DATA_2	r	CS_DATA[15]	CS_DATA[14]	CS_DATA[13]	CS_DATA[12]	CS_DATA[11]	CS_DATA[10]	CS_DATA[9]	CS_DATA[8]
0x38	0x00	CHANNEL STATUS DATA_3	r	CS_DATA[23]	CS_DATA[22]	CS_DATA[21]	CS_DATA[20]	CS_DATA[19]	CS_DATA[18]	CS_DATA[17]	CS_DATA[16]
0x39	0x00	CHANNEL STATUS DATA_4	r	CS_DATA[31]	CS_DATA[30]	CS_DATA[29]	CS_DATA[28]	CS_DATA[27]	CS_DATA[26]	CS_DATA[25]	CS_DATA[24]
0x3A	0x00	CHANNEL STATUS DATA_5	r	CS_DATA[39]	CS_DATA[38]	CS_DATA[37]	CS_DATA[36]	CS_DATA[35]	CS_DATA[34]	CS_DATA[33]	CS_DATA[32]
0x3C	0x02	REGISTER_3CH	rw	-	-	-	BYPASS_AUDIO_P ASSTHRU	-	-	-	-
0x40	0x00	REGISTER_40H	rw	-	OVERRIDE_DEEP_ COLOR_MODE	DEEP_COLOR_MO DE_USER[1]	DEEP_COLOR_MO DE_USER[0]	-	-	-	-
0x41	0x40	REGISTER_41H	rw	-	-	-	DEREP_N_OVERRI DE	DEREP_N[3]	DEREP_N[2]	DEREP_N[1]	DEREP_N[0]
0x47	0x00	REGISTER_47H	rw	-	-	-	-	-	QZERO_ITC_DIS	QZERO_RGB_FULL	ALWAYS_STORE_I NF
0x48	0x00	REGISTER_48H	rw	-	DIS_CABLE_DET_ RST	-	-	-	-	-	RING_OSC_PDN
0x4C	0x00	REGISTER_4CH	rw	-	-	-	-	-	NEW_VS_PARAM	-	-
0x50	0x00	HDMI_REGISTER_5 0	rw	-	-	-	GAMUT IRQ NEX T_FIELD	-	-	CS_COPYRIGHT_M ANUAL	CS_COPYRIGHT_V ALUE
0x51	0x00		r	TMDSFREQ[8]	TMDSFREQ[7]	TMDSFREQ[6]	TMDSFREQ[5]	TMDSFREQ[4]	TMDSFREQ[3]	TMDSFREQ[2]	TMDSFREQ[1]
0x52	0x00		r	TMDSFREQ[0]	TMDSFREQ_FRAC[6]	TMDSFREQ_FRAC[5]	TMDSFREQ_FRAC[4]	TMDSFREQ_FRAC[3]	TMDSFREQ_FRAC[2]	TMDSFREQ_FRAC[1]	TMDSFREQ_FRAC[0]
0x53	0x00	HDMI_COLORSPA CE	r	-	-	-	-	HDMI_COLORSPA CE[3]	HDMI_COLORSPA CE[2]	HDMI_COLORSPA CE[1]	HDMI_COLORSPA CE[0]
0x56	0x58	FILT_5V_DET_REG	rw	FILT_5V_DET_DIS	FILT_5V_DET_TIM ER[6]	FILT_5V_DET_TIM ER[5]	FILT_5V_DET_TIM ER[4]	FILT_5V_DET_TIM ER[3]	FILT_5V_DET_TIM ER[2]	FILT_5V_DET_TIM ER[1]	FILT_5V_DET_TIM ER[0]
0x5A	0x00	REGISTER_5A	sc	-	-	BG_MEAS_REQ	-	HDCP_REPT_EDID _RESET	DCFIFO_RECENTE R	-	FORCE_N_UPDAT E
0x5B	0x00	CTS_N_1	r	CTS[19]	CTS[18]	CTS[17]	CTS[16]	CTS[15]	CTS[14]	CTS[13]	CTS[12]
0x5C	0x00	CTS_N_2	r	CTS[11]	CTS[10]	CTS[9]	CTS[8]	CTS[7]	CTS[6]	CTS[5]	CTS[4]
0x5D	0x00	CTS_N_3	r	CTS[3]	CTS[2]	CTS[1]	CTS[0]	N[19]	N[18]	N[17]	N[16]
0x5E	0x00	CTS_N_4	r	N[15]	N[14]	N[13]	N[12]	N[11]	N[10]	N[9]	N[8]

HDMI										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x5F	0x00	CTS_N_5	r	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]	N[0]
0x6C	0xA2		rw	HPA_DELAY_SEL[3	HPA_DELAY_SEL[2	HPA_DELAY_SEL[1]	HPA_DELAY_SEL[0	HPA_OVR_TERM	HPA_AUTO_INT_E DID[1]	HPA_AUTO_INT_E DID[0]	HPA_MANUAL
0x6D	0x00		rw	I2S_TDM_MODE_ ENABLE	I2S_SPDIF_MAP_I NV	I2S_SPDIF_MAP_R OT[1]	I2S_SPDIF_MAP_R OT[0]	DSD_MAP_INV	DSD_MAP_ROT[2]	DSD_MAP_ROT[1]	DSD_MAP_ROT[0]
0x6E	0x04		rw	-	=	-	=	-	DST_MAP_ROT[2]	DST_MAP_ROT[1]	DST_MAP_ROT[0]
0x73	0x00	DDC PAD	rw	-	-	-	-	-	-	-	DDC PWRDN
0x83	0xFF	HDMI_REGISTER_0 2H	rw	-	-	-	-	-	-	CLOCK_TERMB_DI SABLE	CLOCK_TERMA_DI SABLE
0x8C	0xA3	EQ DYNAMIC FREQ	rw	EQ_DYN_FREQ2[3	EQ_DYN_FREQ2[2]	EQ_DYN_FREQ2[1]	EQ_DYN_FREQ2[0]	EQ_DYN_FREQ1[3	EQ_DYN_FREQ1[2]	EQ_DYN_FREQ1[1]	EQ_DYN_FREQ1[0]
0x8D	0x0B	EQ_DYN1_LF	rw	EQ_DYN1_LF[7]	EQ_DYN1_LF[6]	EQ_DYN1_LF[5]	EQ_DYN1_LF[4]	EQ_DYN1_LF[3]	EQ_DYN1_LF[2]	EQ_DYN1_LF[1]	EQ_DYN1_LF[0]
0x8E	0x20	EQ_DYN1_HF	rw	EQ_DYN1_HF[7]	EQ_DYN1_HF[6]	EQ_DYN1_HF[5]	EQ_DYN1_HF[4]	EQ_DYN1_HF[3]	EQ_DYN1_HF[2]	EQ_DYN1_HF[1]	EQ_DYN1_HF[0]
0x90	0x0B	EQ_DYN2_LF	rw	EQ_DYN2_LF[7]	EQ_DYN2_LF[6]	EQ_DYN2_LF[5]	EQ_DYN2_LF[4]	EQ_DYN2_LF[3]	EQ_DYN2_LF[2]	EQ_DYN2_LF[1]	EQ_DYN2_LF[0]
0x91	0x20	EQ_DYN2_HF	rw	EQ_DYN2_HF[7]	EQ_DYN2_HF[6]	EQ_DYN2_HF[5]	EQ_DYN2_HF[4]	EQ_DYN2_HF[3]	EQ_DYN2_HF[2]	EQ_DYN2_HF[1]	EQ_DYN2_HF[0]
0x93	0x0B	EQ_DYN3_LF	rw	EQ_DYN3_LF[7]	EQ_DYN3_LF[6]	EQ_DYN3_LF[5]	EQ_DYN3_LF[4]	EQ_DYN3_LF[3]	EQ_DYN3_LF[2]	EQ_DYN3_LF[1]	EQ_DYN3_LF[0]
0x94	0x20	EQ_DYN3_HF	rw	EQ_DYN3_HF[7]	EQ_DYN3_HF[6]	EQ_DYN3_HF[5]	EQ_DYN3_HF[4]	EQ_DYN3_HF[3]	EQ_DYN3_HF[2]	EQ_DYN3_HF[1]	EQ_DYN3_HF[0]
0x96	0x00	EQ DYNAMIC ENABLE	rw	-	-	-	-	-	-	-	EQ_DYN_EN
0xE0	0x00		r	BG_TMDSFREQ[8]	BG_TMDSFREQ[7]	BG_TMDSFREQ[6]	BG_TMDSFREQ[5]	BG_TMDSFREQ[4]	BG_TMDSFREQ[3]	BG_TMDSFREQ[2]	BG_TMDSFREQ[1]
0xE1	0x00		r	BG_TMDSFREQ[0]	BG_TMDSFREQ_F RAC[6]	BG_TMDSFREQ_F RAC[5]	BG_TMDSFREQ_F RAC[4]	BG_TMDSFREQ_F RAC[3]	BG_TMDSFREQ_F RAC[2]	BG_TMDSFREQ_F RAC[1]	BG_TMDSFREQ_F RAC[0]
0xE2	0x00		r	-	-	-	BG_LINE_WIDTH[1 2]	BG_LINE_WIDTH[1 1]	BG_LINE_WIDTH[1 0]	BG_LINE_WIDTH[9	BG_LINE_WIDTH[8
0xE3	0x00		r	BG_LINE_WIDTH[7	BG_LINE_WIDTH[6	BG_LINE_WIDTH[5	BG_LINE_WIDTH[4]	BG_LINE_WIDTH[3	BG_LINE_WIDTH[2]	BG_LINE_WIDTH[1]	BG_LINE_WIDTH[0
0xE4	0x00		r	-	-	BG_TOTAL_LINE_ WIDTH[13]	BG_TOTAL_LINE_ WIDTH[12]	BG_TOTAL_LINE_ WIDTH[11]	BG_TOTAL_LINE_ WIDTH[10]	BG_TOTAL_LINE_ WIDTH[9]	BG_TOTAL_LINE_ WIDTH[8]
0xE5	0x00		r	BG_TOTAL_LINE_ WIDTH[7]	BG_TOTAL_LINE_ WIDTH[6]	BG_TOTAL_LINE_ WIDTH[5]	BG_TOTAL_LINE_ WIDTH[4]	BG_TOTAL_LINE_ WIDTH[3]	BG_TOTAL_LINE_ WIDTH[2]	BG_TOTAL_LINE_ WIDTH[1]	BG_TOTAL_LINE_ WIDTH[0]
0xE6	0x00		r	-	-	-	BG_FIELD_HEIGHT [12]	BG_FIELD_HEIGHT [11]	BG_FIELD_HEIGHT [10]	BG_FIELD_HEIGHT [9]	BG_FIELD_HEIGHT [8]
0xE7	0x00		r	BG_FIELD_HEIGHT [7]	BG_FIELD_HEIGHT [6]	BG_FIELD_HEIGHT [5]	BG_FIELD_HEIGHT [4]	BG_FIELD_HEIGHT [3]	BG_FIELD_HEIGHT [2]	BG_FIELD_HEIGHT [1]	BG_FIELD_HEIGHT [0]
0xE8	0x00		r	-	-	-	BG_TOTAL_FIELD_ HEIGHT[12]	BG_TOTAL_FIELD_ HEIGHT[11]	BG_TOTAL_FIELD_ HEIGHT[10]	BG_TOTAL_FIELD_ HEIGHT[9]	BG_TOTAL_FIELD_ HEIGHT[8]
0xE9	0x00		r	BG_TOTAL_FIELD_ HEIGHT[7]	BG_TOTAL_FIELD_ HEIGHT[6]	BG_TOTAL_FIELD_ HEIGHT[5]	BG_TOTAL_FIELD_ HEIGHT[4]	BG_TOTAL_FIELD_ HEIGHT[3]	BG_TOTAL_FIELD_ HEIGHT[2]	BG_TOTAL_FIELD_ HEIGHT[1]	BG_TOTAL_FIELD_ HEIGHT[0]
0xEA	0x00		r	BG_PIX_REP[3]	BG_PIX_REP[2]	BG_PIX_REP[1]	BG_PIX_REP[0]	BG_DEEP_COLOR_ MODE[1]	BG_DEEP_COLOR_ MODE[0]	BG_PARAM_LOCK	BG_HDMI_INTERL ACED
0xEB	0x00		r	-	-	-	-	=	-	-	BG_HDMI_MODE
0xEE	0x00		r	-	-	BG_AUDIO_LAYO UT	BG_DST_DOUBLE	BG_AUDIO_DETEC TED[3]	BG_AUDIO_DETEC TED[2]	BG_AUDIO_DETEC TED[1]	BG_AUDIO_DETEC TED[0]
0xEF	0x82		rw	BG_HEADER_REQ UESTED[7]	BG_HEADER_REQ UESTED[6]	BG_HEADER_REQ UESTED[5]	BG_HEADER_REQ UESTED[4]	BG_HEADER_REQ UESTED[3]	BG_HEADER_REQ UESTED[2]	BG_HEADER_REQ UESTED[1]	BG_HEADER_REQ UESTED[0]

HDMI										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xF0	0x00		r	BG_HEADER_BYTE	BG_HEADER_BYTE	BG_HEADER_BYTE		BG_HEADER_BYTE	BG_HEADER_BYTE	BG_HEADER_BYTE	
			·	1[7]	1[6]	1[5]	1[4]	1[3]	1[2]	1[1]	1[0]
0xF1	0x00		r	BG_PACKET_BYTE							
OXI I	0,000		'	1[7]	1[6]	1[5]	1[4]	1[3]	1[2]	1[1]	1[0]
0xF2	0x00		,	BG_PACKET_BYTE							
UXIZ	UXUU		'	2[7]	2[6]	2[5]	2[4]	2[3]	2[2]	2[1]	2[0]
0xF3	0x00		,	BG_PACKET_BYTE							
UXI 3	0000		'	3[7]	3[6]	3[5]	3[4]	3[3]	3[2]	3[1]	3[0]
0xF4	0x00		_	BG_PACKET_BYTE							
UXF 4	UXUU		'	4[7]	4[6]	4[5]	4[4]	4[3]	4[2]	4[1]	4[0]
0xF5	0x00			BG_PACKET_BYTE							
UXFS	UXUU		ľ	5[7]	5[6]	5[5]	5[4]	5[3]	5[2]	5[1]	5[0]
0,456	0,,00										BG_VALID_PACKE
0xF6	0x00		r	-	-	-	-	-	-	-	T

1.4 REPEATER

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	BKSV_1	r	BKSV[7]	BKSV[6]	BKSV[5]	BKSV[4]	BKSV[3]	BKSV[2]	BKSV[1]	BKSV[0]
0x01	0x00	BKSV_2	r	BKSV[15]	BKSV[14]	BKSV[13]	BKSV[12]	BKSV[11]	BKSV[10]	BKSV[9]	BKSV[8]
0x02	0x00	BKSV_3	r	BKSV[23]	BKSV[22]	BKSV[21]	BKSV[20]	BKSV[19]	BKSV[18]	BKSV[17]	BKSV[16]
0x03	0x00	BKSV_4	r	BKSV[31]	BKSV[30]	BKSV[29]	BKSV[28]	BKSV[27]	BKSV[26]	BKSV[25]	BKSV[24]
0x04	0x00	BKSV_5	r	BKSV[39]	BKSV[38]	BKSV[37]	BKSV[36]	BKSV[35]	BKSV[34]	BKSV[33]	BKSV[32]
0x08	0x00	RI_1	r	RI[7]	RI[6]	RI[5]	RI[4]	RI[3]	RI[2]	RI[1]	RI[0]
0x09	0x00	RI_2	r	RI[15]	RI[14]	RI[13]	RI[12]	RI[11]	RI[10]	RI[9]	RI[8]
0x0A	0x00	PJ	r	PJ[7]	PJ[6]	PJ[5]	PJ[4]	PJ[3]	PJ[2]	PJ[1]	PJ[0]
0x10	0x00	AKSV_1	rw	AKSV[7]	AKSV[6]	AKSV[5]	AKSV[4]	AKSV[3]	AKSV[2]	AKSV[1]	AKSV[0]
0x11	0x00	AKSV_2	rw	AKSV[15]	AKSV[14]	AKSV[13]	AKSV[12]	AKSV[11]	AKSV[10]	AKSV[9]	AKSV[8]
0x12	0x00	AKSV_3	rw	AKSV[23]	AKSV[22]	AKSV[21]	AKSV[20]	AKSV[19]	AKSV[18]	AKSV[17]	AKSV[16]
0x13	0x00	AKSV_4	rw	AKSV[31]	AKSV[30]	AKSV[29]	AKSV[28]	AKSV[27]	AKSV[26]	AKSV[25]	AKSV[24]
0x14	0x00	AKSV_5	rw	AKSV[39]	AKSV[38]	AKSV[37]	AKSV[36]	AKSV[35]	AKSV[34]	AKSV[33]	AKSV[32]
0x15	0x00	AINFO	rw	AINFO[7]	AINFO[6]	AINFO[5]	AINFO[4]	AINFO[3]	AINFO[2]	AINFO[1]	AINFO[0]
0x18	0x00	AN_1	rw	AN[7]	AN[6]	AN[5]	AN[4]	AN[3]	AN[2]	AN[1]	AN[0]
0x19	0x00	AN_2	rw	AN[15]	AN[14]	AN[13]	AN[12]	AN[11]	AN[10]	AN[9]	AN[8]
0x1A	0x00	AN_3	rw	AN[23]	AN[22]	AN[21]	AN[20]	AN[19]	AN[18]	AN[17]	AN[16]
0x1B	0x00	AN_4	rw	AN[31]	AN[30]	AN[29]	AN[28]	AN[27]	AN[26]	AN[25]	AN[24]
0x1C	0x00	AN_5	rw	AN[39]	AN[38]	AN[37]	AN[36]	AN[35]	AN[34]	AN[33]	AN[32]
0x1D	0x00	AN_6	rw	AN[47]	AN[46]	AN[45]	AN[44]	AN[43]	AN[42]	AN[41]	AN[40]
0x1E	0x00	AN_7	rw	AN[55]	AN[54]	AN[53]	AN[52]	AN[51]	AN[50]	AN[49]	AN[48]
0x1F	0x00	AN_8	rw	AN[63]	AN[62]	AN[61]	AN[60]	AN[59]	AN[58]	AN[57]	AN[56]
0x20	0x00	SHA_A_1	rw	SHA_A[7]	SHA_A[6]	SHA_A[5]	SHA_A[4]	SHA_A[3]	SHA_A[2]	SHA_A[1]	SHA_A[0]
0x21	0x00	SHA_A_2	rw	SHA_A[15]	SHA_A[14]	SHA_A[13]	SHA_A[12]	SHA_A[11]	SHA_A[10]	SHA_A[9]	SHA_A[8]
0x22	0x00	SHA_A_3	rw	SHA_A[23]	SHA_A[22]	SHA_A[21]	SHA_A[20]	SHA_A[19]	SHA_A[18]	SHA_A[17]	SHA_A[16]
0x23	0x00	SHA_A_4	rw	SHA_A[31]	SHA_A[30]	SHA_A[29]	SHA_A[28]	SHA_A[27]	SHA_A[26]	SHA_A[25]	SHA_A[24]
0x24	0x00	SHA_B_1	rw	SHA_B[7]	SHA_B[6]	SHA_B[5]	SHA_B[4]	SHA_B[3]	SHA_B[2]	SHA_B[1]	SHA_B[0]
0x25	0x00	SHA_B_2	rw	SHA_B[15]	SHA_B[14]	SHA_B[13]	SHA_B[12]	SHA_B[11]	SHA_B[10]	SHA_B[9]	SHA_B[8]
0x26	0x00	SHA_B_3	rw	SHA_B[23]	SHA_B[22]	SHA_B[21]	SHA_B[20]	SHA_B[19]	SHA_B[18]	SHA_B[17]	SHA_B[16]
0x27	0x00	SHA_B_4	rw	SHA_B[31]	SHA_B[30]	SHA_B[29]	SHA_B[28]	SHA_B[27]	SHA_B[26]	SHA_B[25]	SHA_B[24]
0x40	0x83	BCAPS	rw	BCAPS[7]	BCAPS[6]	BCAPS[5]	BCAPS[4]	BCAPS[3]	BCAPS[2]	BCAPS[1]	BCAPS[0]
0x41	0x00	BSTATUS_1	rw	BSTATUS[7]	BSTATUS[6]	BSTATUS[5]	BSTATUS[4]	BSTATUS[3]	BSTATUS[2]	BSTATUS[1]	BSTATUS[0]
0x42	0x00	BSTATUS_2	rw	BSTATUS[15]	BSTATUS[14]	BSTATUS[13]	BSTATUS[12]	BSTATUS[11]	BSTATUS[10]	BSTATUS[9]	BSTATUS[8]
0x52	0x00	SPA PORT B_1	rw	SPA_PORT_B[15]	SPA_PORT_B[14]	SPA_PORT_B[13]	SPA_PORT_B[12]	SPA_PORT_B[11]	SPA_PORT_B[10]	SPA_PORT_B[9]	SPA_PORT_B[8]
0x53	0x00	SPA PORT B_2	rw	SPA_PORT_B[7]	SPA_PORT_B[6]	SPA_PORT_B[5]	SPA_PORT_B[4]	SPA_PORT_B[3]	SPA_PORT_B[2]	SPA_PORT_B[1]	SPA_PORT_B[0]
0x61	0x00	PORT B	rw	PORT_B_CHECKSU							
		CHECKSUM	1 00	M[7]	M[6]	M[5]	M[4]	M[3]	M[2]	M[1]	M[0]
0x70	0xC0	SPA LOCATION	rw	SPA_LOCATION[7]	SPA_LOCATION[6]	SPA_LOCATION[5]	SPA_LOCATION[4]	SPA_LOCATION[3]	SPA_LOCATION[2]	SPA_LOCATION[1]	SPA_LOCATION[0]
0x71	0x00		rw	KSV LIST READY	_	_	_	_	_	SPA_STORAGE_M	SPA_LOCATION_M
	ONOO		. **	NOV_EIST_NEMBT						ODE	SB
0x74	0x00	HDCP EDID CONTROLS	rw	-	-	-	-	-	-	EDID_B_ENABLE	EDID_A_ENABLE
-		CONTROLS								EDID_B_ENABLE_	EDID_A_ENABLE_
0x76	0x00	EDID DEBUG_2	r	-	-	-	-	-	-	CPU	CPU CPU
		1					l .	<u> </u>		Ci U	Ci U

Repea	epeater									Register Map	1
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x78	0x00	EDID DEBUG 3	sc							KSV_LIST_READY_	KSV_LIST_READY_
0.770	0,000	EDID DEBOG_3	30		_		_	_	_	CLR_B	CLR_A
0x79	0x08		rw	_	KSV_MAP_SELECT	KSV_MAP_SELECT	KSV_MAP_SELECT	AUTO_HDCP_MAP	HDCP_MAP_SELE	HDCP_MAP_SELE	HDCP_MAP_SELE
OA, 5	OXOG				[2]	[1]	[0]	_ENABLE	CT[2]	CT[1]	CT[0]
0x7A	0x04		rw	-	-	-	-	_	-	DISABLE_AUTO_E	EDID_SEGMENT_P
		14614.0.4		14614 DVTE 05-1	1607 0742 0743	1/C) / D) /TE 0/E1	1/C) / D) /TT 05 /3	1/C) / D) /TE 0/01	1/C) / D) /TE ofol	DID	OINTER
0x80	0x00	KSV 0_1	rw	KSV_BYTE_0[7]	KSV_BYTE_0[6]	KSV_BYTE_0[5]	KSV_BYTE_0[4]	KSV_BYTE_0[3]	KSV_BYTE_0[2]	KSV_BYTE_0[1]	KSV_BYTE_0[0]
0x81	0x00	KSV 0_2	rw	KSV_BYTE_1[7]	KSV_BYTE_1[6]	KSV_BYTE_1[5]	KSV_BYTE_1[4]	KSV_BYTE_1[3]	KSV_BYTE_1[2]	KSV_BYTE_1[1]	KSV_BYTE_1[0]
0x82	0x00	KSV 0_3	rw	KSV_BYTE_2[7]	KSV_BYTE_2[6]	KSV_BYTE_2[5]	KSV_BYTE_2[4]	KSV_BYTE_2[3]	KSV_BYTE_2[2]	KSV_BYTE_2[1]	KSV_BYTE_2[0]
0x83	0x00	KSV 0_4	rw	KSV_BYTE_3[7]	KSV_BYTE_3[6]	KSV_BYTE_3[5]	KSV_BYTE_3[4]	KSV_BYTE_3[3]	KSV_BYTE_3[2]	KSV_BYTE_3[1]	KSV_BYTE_3[0]
0x84	0x00	KSV 0_5	rw	KSV_BYTE_4[7]	KSV_BYTE_4[6]	KSV_BYTE_4[5]	KSV_BYTE_4[4]	KSV_BYTE_4[3]	KSV_BYTE_4[2]	KSV_BYTE_4[1]	KSV_BYTE_4[0]
0x85	0x00	KSV 0_6	rw	KSV_BYTE_5[7]	KSV_BYTE_5[6]	KSV_BYTE_5[5]	KSV_BYTE_5[4]	KSV_BYTE_5[3]	KSV_BYTE_5[2]	KSV_BYTE_5[1]	KSV_BYTE_5[0]
0x86	0x00	KSV 0_7 KSV 0_8	rw	KSV_BYTE_6[7]	KSV_BYTE_6[6]	KSV_BYTE_6[5]	KSV_BYTE_6[4]	KSV_BYTE_6[3]	KSV_BYTE_6[2]	KSV_BYTE_6[1] KSV_BYTE_7[1]	KSV_BYTE_6[0]
0x87 0x88	0x00 0x00	KSV 0_8 KSV 0_9	rw	KSV_BYTE_7[7] KSV_BYTE_8[7]	KSV_BYTE_7[6] KSV_BYTE_8[6]	KSV_BYTE_7[5]	KSV_BYTE_7[4]	KSV_BYTE_7[3] KSV_BYTE_8[3]	KSV_BYTE_7[2]		KSV_BYTE_7[0] KSV_BYTE_8[0]
0x88	0x00	KSV 0_9	rw	KSV_BYTE_9[7]		KSV_BYTE_8[5]	KSV_BYTE_8[4]		KSV_BYTE_8[2]	KSV_BYTE_8[1]	
0x89 0x8A	0x00	_	rw		KSV_BYTE_9[6]	KSV_BYTE_9[5]	KSV_BYTE_9[4] KSV_BYTE_10[4]	KSV_BYTE_9[3]	KSV_BYTE_9[2]	KSV_BYTE_9[1]	KSV_BYTE_9[0]
0x8A		KSV 0_11 KSV 0_12	rw	KSV_BYTE_10[7]	KSV_BYTE_10[6] KSV_BYTE_11[6]	KSV_BYTE_10[5]	KSV_BYTE_10[4] KSV_BYTE_11[4]	KSV_BYTE_10[3] KSV_BYTE_11[3]	KSV_BYTE_10[2] KSV_BYTE_11[2]	KSV_BYTE_10[1] KSV_BYTE_11[1]	KSV_BYTE_10[0]
	0x00 0x00	KSV 0_12 KSV 0_13	rw	KSV_BYTE_11[7]		KSV_BYTE_11[5]					KSV_BYTE_11[0]
0x8C 0x8D	0x00	KSV 0_13	rw	KSV_BYTE_12[7] KSV_BYTE_13[7]	KSV_BYTE_12[6] KSV_BYTE_13[6]	KSV_BYTE_12[5] KSV_BYTE_13[5]	KSV_BYTE_12[4] KSV_BYTE_13[4]	KSV_BYTE_12[3] KSV_BYTE_13[3]	KSV_BYTE_12[2] KSV_BYTE_13[2]	KSV_BYTE_12[1] KSV_BYTE_13[1]	KSV_BYTE_12[0] KSV_BYTE_13[0]
0x8E	0x00	KSV 0_14 KSV 0_15	rw				KSV_BYTE_14[4]	KSV_BYTE_13[3] KSV_BYTE_14[3]			KSV_BYTE_13[0] KSV_BYTE_14[0]
0x8F	0x00	KSV 0_15	rw	KSV_BYTE_14[7] KSV_BYTE_15[7]	KSV_BYTE_14[6] KSV_BYTE_15[6]	KSV_BYTE_14[5] KSV_BYTE_15[5]	KSV_BYTE_15[4]	KSV_BYTE_15[3]	KSV_BYTE_14[2] KSV_BYTE_15[2]	KSV_BYTE_14[1] KSV_BYTE_15[1]	KSV_BYTE_14[0] KSV_BYTE_15[0]
0x90	0x00	KSV 0_10	-	KSV_BYTE_16[7]	KSV_BYTE_16[6]	KSV_BYTE_16[5]	KSV_BYTE_16[4]	KSV_BYTE_16[3]	KSV_BYTE_16[2]	KSV_BYTE_16[1]	KSV_BYTE_16[0]
0x90 0x91	0x00	KSV 0_17	rw	KSV_BYTE_17[7]	KSV_BYTE_17[6]	KSV_BYTE_17[5]	KSV_BYTE_17[4]	KSV_BYTE_17[3]	KSV_BYTE_17[2]	KSV_BYTE_17[1]	KSV_BYTE_17[0]
0x91	0x00	KSV 0_18	rw	KSV_BYTE_18[7]	KSV_BYTE_18[6]	KSV_BYTE_18[5]	KSV_BYTE_18[4]	KSV_BYTE_18[3]	KSV_BYTE_18[2]	KSV_BYTE_18[1]	KSV_BYTE_18[0]
0x93	0x00	KSV 0_19	rw	KSV_BYTE_19[7]	KSV_BYTE_19[6]	KSV_BYTE_19[5]	KSV_BYTE_19[4]	KSV_BYTE_19[3]	KSV_BYTE_10[2]	KSV_BYTE_19[1]	KSV_BYTE_19[0]
0x94	0x00	KSV 0_20	rw	KSV_BYTE_20[7]	KSV_BYTE_20[6]	KSV_BYTE_20[5]	KSV_BYTE_20[4]	KSV_BYTE_20[3]	KSV_BYTE_20[2]	KSV_BYTE_20[1]	KSV_BYTE_20[0]
0x95	0x00	KSV 0_21	rw	KSV_BYTE_21[7]	KSV_BYTE_21[6]	KSV_BYTE_21[5]	KSV_BYTE_21[4]	KSV_BYTE_21[3]	KSV_BYTE_21[2]	KSV_BYTE_21[1]	KSV_BYTE_21[0]
0x96	0x00	KSV 0_23	rw	KSV_BYTE_22[7]	KSV_BYTE_22[6]	KSV_BYTE_22[5]	KSV_BYTE_22[4]	KSV_BYTE_22[3]	KSV_BYTE_22[2]	KSV_BYTE_22[1]	KSV_BYTE_22[0]
0x97	0x00	KSV 0_23	rw	KSV_BYTE_23[7]	KSV_BYTE_23[6]	KSV_BYTE_23[5]	KSV_BYTE_23[4]	KSV_BYTE_23[3]	KSV_BYTE_23[2]	KSV_BYTE_23[1]	KSV_BYTE_23[0]
0x98	0x00	KSV 0_25	rw	KSV_BYTE_24[7]	KSV_BYTE_24[6]	KSV_BYTE_24[5]	KSV_BYTE_24[4]	KSV_BYTE_24[3]	KSV_BYTE_24[2]	KSV_BYTE_24[1]	KSV_BYTE_24[0]
0x99	0x00	KSV 0_26	rw	KSV_BYTE_25[7]	KSV_BYTE_25[6]	KSV BYTE 25[5]	KSV_BYTE_25[4]	KSV_BYTE_25[3]	KSV_BYTE_25[2]	KSV_BYTE_25[1]	KSV_BYTE_25[0]
0x9A	0x00	KSV 0 27	rw	KSV BYTE 26[7]	KSV_BYTE_26[6]	KSV BYTE 26[5]	KSV_BYTE_26[4]	KSV BYTE 26[3]	KSV BYTE 26[2]	KSV BYTE 26[1]	KSV_BYTE_26[0]
0x9B	0x00	KSV 0_28	rw	KSV_BYTE_27[7]	KSV_BYTE_27[6]	KSV_BYTE_27[5]	KSV_BYTE_27[4]	KSV_BYTE_27[3]	KSV_BYTE_27[2]	KSV_BYTE_27[1]	KSV_BYTE_27[0]
0x9C	0x00	KSV 0_29	rw	KSV_BYTE_28[7]	KSV_BYTE_28[6]	KSV_BYTE_28[5]	KSV_BYTE_28[4]	KSV_BYTE_28[3]	KSV_BYTE_28[2]	KSV_BYTE_28[1]	KSV_BYTE_28[0]
0x9D	0x00	KSV 0 30	rw	KSV BYTE 29[7]	KSV_BYTE_29[6]	KSV BYTE 29[5]	KSV_BYTE_29[4]	KSV_BYTE_29[3]	KSV BYTE 29[2]	KSV_BYTE_29[1]	KSV BYTE 29[0]
0x9E	0x00	KSV 0_31	rw	KSV_BYTE_30[7]	KSV_BYTE_30[6]	KSV_BYTE_30[5]	KSV_BYTE_30[4]	KSV_BYTE_30[3]	KSV_BYTE_30[2]	KSV_BYTE_30[1]	KSV_BYTE_30[0]
0x9F	0x00	KSV 0 32	rw	KSV_BYTE_31[7]	KSV_BYTE_31[6]	KSV_BYTE_31[5]	KSV_BYTE_31[4]	KSV BYTE 31[3]	KSV_BYTE_31[2]	KSV_BYTE_31[1]	KSV_BYTE_31[0]
0xA0	0x00	KSV 0_33	rw	KSV_BYTE_32[7]	KSV_BYTE_32[6]	KSV_BYTE_32[5]	KSV_BYTE_32[4]	KSV_BYTE_32[3]	KSV_BYTE_32[2]	KSV_BYTE_32[1]	KSV_BYTE_32[0]
0xA1	0x00	KSV 0_34	rw	KSV_BYTE_33[7]	KSV_BYTE_33[6]	KSV_BYTE_33[5]	KSV_BYTE_33[4]	KSV_BYTE_33[3]	KSV_BYTE_33[2]	KSV_BYTE_33[1]	KSV_BYTE_33[0]
0xA2	0x00	KSV 0_35	rw	KSV_BYTE_34[7]	KSV_BYTE_34[6]	KSV_BYTE_34[5]	KSV_BYTE_34[4]	KSV_BYTE_34[3]	KSV_BYTE_34[2]	KSV_BYTE_34[1]	KSV_BYTE_34[0]
0xA3	0x00	KSV 0_36	rw	KSV_BYTE_35[7]	KSV_BYTE_35[6]	KSV_BYTE_35[5]	KSV_BYTE_35[4]	KSV_BYTE_35[3]	KSV_BYTE_35[2]	KSV_BYTE_35[1]	KSV_BYTE_35[0]
0xA4	0x00	KSV 0_37	rw	KSV_BYTE_36[7]	KSV_BYTE_36[6]	KSV_BYTE_36[5]	KSV_BYTE_36[4]	KSV_BYTE_36[3]	KSV_BYTE_36[2]	KSV_BYTE_36[1]	KSV_BYTE_36[0]
0xA5	0x00	KSV 0_38	rw	KSV_BYTE_37[7]	KSV_BYTE_37[6]	KSV_BYTE_37[5]	KSV_BYTE_37[4]	KSV_BYTE_37[3]	KSV_BYTE_37[2]	KSV_BYTE_37[1]	KSV_BYTE_37[0]
0xA6	0x00	KSV 0_39	rw	KSV BYTE 38[7]	KSV BYTE 38[6]	KSV BYTE 38[5]	KSV BYTE 38[4]	KSV BYTE 38[3]	KSV BYTE 38[2]	KSV BYTE 38[1]	KSV BYTE 38[0]

ADD DEF REGISTERNAME ACC 7	Repeater						Register Map					
0.00	ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2		
0.000 SV0 42	0xA7	0x00	KSV 0_40	rw	KSV_BYTE_39[7]	KSV_BYTE_39[6]	KSV_BYTE_39[5]	KSV_BYTE_39[4]	KSV_BYTE_39[3]	KSV_BYTE_39[2]	KSV_BYTE_39[1]	KSV_BYTE_39[0]
0-AB 0-000 KSV 0.45 mr KSV BYTE 4377 KSV BYTE 4376 KSV BYTE 4376 KSV BYTE 4378 KSV BYT	0xA8	0x00	KSV 0_41	rw	KSV_BYTE_40[7]	KSV_BYTE_40[6]	KSV_BYTE_40[5]	KSV_BYTE_40[4]	KSV_BYTE_40[3]	KSV_BYTE_40[2]	KSV_BYTE_40[1]	KSV_BYTE_40[0]
0.000 NSV 0.44	0xA9	0x00	KSV 0_42	rw	KSV_BYTE_41[7]	KSV_BYTE_41[6]	KSV_BYTE_41[5]	KSV_BYTE_41[4]	KSV_BYTE_41[3]	KSV_BYTE_41[2]	KSV_BYTE_41[1]	KSV_BYTE_41[0]
0.ACD 0.000 NSV 0.45	0xAA	0x00	KSV 0_43	rw	KSV_BYTE_42[7]	KSV_BYTE_42[6]	KSV_BYTE_42[5]		KSV_BYTE_42[3]	KSV_BYTE_42[2]		KSV_BYTE_42[0]
0-AC 0-000 KSV 0-45 nv KSV_SYTE_4477 KSV_SYTE_4469 KSV_SYTE_4469 KSV_SYTE_4449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449 KSV_SYTE_44449	0xAB	0x00	KSV 0_44	rw	KSV_BYTE_43[7]	KSV_BYTE_43[6]	KSV_BYTE_43[5]	KSV_BYTE_43[4]	KSV_BYTE_43[3]	KSV_BYTE_43[2]	KSV_BYTE_43[1]	KSV_BYTE_43[0]
0.00 KSV 0.47	0xAC	0x00	KSV 0_45	rw	KSV_BYTE_44[7]	KSV_BYTE_44[6]		KSV_BYTE_44[4]	KSV_BYTE_44[3]	KSV_BYTE_44[2]	KSV_BYTE_44[1]	KSV_BYTE_44[0]
0.00	0xAD	0x00	KSV 0_46	rw	KSV_BYTE_45[7]	KSV_BYTE_45[6]	KSV_BYTE_45[5]	KSV_BYTE_45[4]	KSV_BYTE_45[3]	KSV_BYTE_45[2]	KSV_BYTE_45[1]	KSV_BYTE_45[0]
0.00	0xAE	0x00	KSV 0_47	rw	KSV_BYTE_46[7]	KSV_BYTE_46[6]	KSV_BYTE_46[5]	KSV_BYTE_46[4]	KSV_BYTE_46[3]	KSV_BYTE_46[2]	KSV_BYTE_46[1]	KSV_BYTE_46[0]
0.000 KSV 0.50 rw KSV_SYTE_49 7 KSV_SYTE_49 6 KSV_SYTE_50 6	0xAF	0x00	KSV 0_48	rw		KSV_BYTE_47[6]	KSV_BYTE_47[5]	KSV_BYTE_47[4]	KSV_BYTE_47[3]	KSV_BYTE_47[2]		KSV_BYTE_47[0]
0.000 KSV 0.50 rw KSV_SYTE_49 7 KSV_SYTE_49 6 KSV_SYTE_50 6	0xB0	0x00	KSV 0_49	rw	KSV_BYTE_48[7]	KSV_BYTE_48[6]	KSV_BYTE_48[5]	KSV_BYTE_48[4]	KSV_BYTE_48[3]	KSV_BYTE_48[2]	KSV_BYTE_48[1]	KSV_BYTE_48[0]
0.882 0.000 KSV 0.51 rw KSV_BYTE_50[7] KSV_BYTE_50[6] KSV_BYTE_50[8] KSV_BYTE_50[3] KSV_BYTE_50[3] KSV_BYTE_50[2] KSV_BYTE_50[1] KSV_BYTE_50[1] KSV_BYTE_50[3] KSV_BYTE_50[0xB1	0x00	KSV 0_50	rw	KSV_BYTE_49[7]	KSV_BYTE_49[6]	KSV_BYTE_49[5]	KSV_BYTE_49[4]	KSV_BYTE_49[3]		KSV_BYTE_49[1]	KSV_BYTE_49[0]
0.883 0x00 KSV 0.52 rw KSV_BYTE_51[7] KSV_BYTE_51[6] KSV_BYTE_51[8] KSV_BYTE_51[3] KSV_BYTE_51[3	0xB2	0x00	KSV 0_51	rw			KSV_BYTE_50[5]	KSV_BYTE_50[4]	KSV_BYTE_50[3]	KSV_BYTE_50[2]	KSV_BYTE_50[1]	KSV_BYTE_50[0]
0x86 0x00 CSV 0.53 mv KSV BYTE 52/12 KSV BYTE 52/16 KSV BYTE 53/16 KSV BYTE 53/1	0xB3	0x00	KSV 0_52	rw	KSV_BYTE_51[7]	KSV_BYTE_51[6]	KSV_BYTE_51[5]	KSV_BYTE_51[4]	KSV_BYTE_51[3]	KSV_BYTE_51[2]	KSV_BYTE_51[1]	KSV_BYTE_51[0]
0x86 0x00 KSV 0.55 rw KSV_BYTE_54 7 KSV_BYTE_54 6 KSV_BYTE_54 3 KSV_BYTE_54 3 KSV_BYTE_54 3 KSV_BYTE_54 2 KSV_BYTE_54 1 KSV_BYTE_54 6 KSV_BYTE_55 4 KSV_BYTE_55 3 KSV_BYTE_55 2 KSV_BYTE_55 6 KSV_BYTE_55 7 KSV_BYTE_55 6 KSV_BYTE_55 5 KSV_BYTE_55 3 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55	0xB4	0x00	KSV 0_53	rw		KSV_BYTE_52[6]	KSV_BYTE_52[5]		KSV_BYTE_52[3]			KSV_BYTE_52[0]
0x86 0x00 KSV 0.55 rw KSV_BYTE_54 7 KSV_BYTE_54 6 KSV_BYTE_54 3 KSV_BYTE_54 3 KSV_BYTE_54 3 KSV_BYTE_54 2 KSV_BYTE_54 1 KSV_BYTE_54 6 KSV_BYTE_55 4 KSV_BYTE_55 3 KSV_BYTE_55 2 KSV_BYTE_55 6 KSV_BYTE_55 7 KSV_BYTE_55 6 KSV_BYTE_55 5 KSV_BYTE_55 3 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55 1 KSV_BYTE_55 2 KSV_BYTE_55	0xB5	0x00	KSV 0_54	rw	KSV_BYTE_53[7]	KSV_BYTE_53[6]	KSV_BYTE_53[5]	KSV_BYTE_53[4]	KSV_BYTE_53[3]	KSV_BYTE_53[2]	KSV_BYTE_53[1]	KSV_BYTE_53[0]
0x88 0x00 KSV 0.55	0xB6	0x00		rw								
0x8B 0x00 KSV_STS rw KSV_BYTE_56[7] KSV_BYTE_56[6] KSV_BYTE_56[5] KSV_BYTE_56[3] KSV_BYTE_56[2] KSV_BYTE_56[1] KSV_BYTE_55[6] 0x8B 0x00 KSV_0.59 rw KSV_BYTE_57[7] KSV_BYTE_55[6] KSV_BYTE_55[6] KSV_BYTE_55[4] KSV_BYTE_58[3] KSV_BYTE_58[2] KSV_BYTE_57[1] KSV_BYTE_58[6] 0x8B 0x00 KSV_0.60 rw KSV_BYTE_59[7] KSV_BYTE_59[6] KSV_BYTE_59[5] KSV_BYTE_59[3] KSV_BYTE_59[2] KSV_BYTE_59[1] KSV_BYTE_59[0]	0xB7	0x00	KSV 0_56	rw				KSV_BYTE_55[4]		KSV_BYTE_55[2]	KSV_BYTE_55[1]	KSV_BYTE_55[0]
0x8B 0x00 KSV 0.58 rw KSV_BYTE_57[6] KSV_BYTE_57[5] KSV_BYTE_57[3] KSV_BYTE_57[3	0xB8	0x00	KSV 0_57	rw		KSV_BYTE_56[6]	KSV_BYTE_56[5]		KSV_BYTE_56[3]		KSV_BYTE_56[1]	KSV_BYTE_56[0]
Deba Doctor Deba Doctor Deba Deb		0x00		rw								
DABE OACO KSV 0_61	0xBA	0x00	KSV 0_59	rw	KSV_BYTE_58[7]	KSV_BYTE_58[6]	KSV_BYTE_58[5]		KSV_BYTE_58[3]	KSV_BYTE_58[2]	KSV_BYTE_58[1]	KSV_BYTE_58[0]
Decolumn		0x00		rw								
DABE	0xBC	0x00	KSV 0_61	rw	KSV_BYTE_60[7]	KSV_BYTE_60[6]	KSV_BYTE_60[5]	KSV_BYTE_60[4]	KSV_BYTE_60[3]	KSV_BYTE_60[2]	KSV_BYTE_60[1]	KSV_BYTE_60[0]
DABE	0xBD	0x00	KSV 0_62	rw	KSV_BYTE_61[7]	KSV_BYTE_61[6]	KSV_BYTE_61[5]	KSV_BYTE_61[4]	KSV_BYTE_61[3]	KSV_BYTE_61[2]	KSV_BYTE_61[1]	KSV_BYTE_61[0]
DABF DADO KSV 0_64	0xBE	0x00		rw			KSV BYTE 62[5]					KSV BYTE 62[0]
0xC0 0x00 KSV 0_65 rw KSV_BYTE_64[7] KSV_BYTE_64[6] KSV_BYTE_64[5] KSV_BYTE_64[4] KSV_BYTE_64[3] KSV_BYTE_64[2] KSV_BYTE_64[1] KSV_BYTE_64[0] 0xC1 0x00 KSV 0_66 rw KSV_BYTE_65[7] KSV_BYTE_65[6] KSV_BYTE_65[3] KSV_BYTE_65[2] KSV_BYTE_65[1] KSV_BYTE_65[0] 0xC2 0x00 KSV 0_67 rw KSV_BYTE_66[7] KSV_BYTE_65[6] KSV_BYTE_66[5] KSV_BYTE_66[4] KSV_BYTE_66[2] KSV_BYTE_65[1] KSV_BYTE_66[0] 0xC3 0x00 KSV 0_68 rw KSV_BYTE_66[7] KSV_BYTE_68[6] KSV_BYTE_68[5] KSV_BYTE_67[3] KSV_BYTE_67[2] KSV_BYTE_67[1] KSV_BYTE_67[0] 0xC4 0x00 KSV 0_69 rw KSV_BYTE_69[7] KSV_BYTE_69[6] KSV_BYTE_69[6] KSV_BYTE_69[4] KSV_BYTE_68[3] KSV_BYTE_68[2] KSV_BYTE_68[1] KSV_BYTE_69[0] 0xC5 0x00 KSV 0_71 rw KSV_BYTE_70[7] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_71[6] KSV_BYTE_71[0xBF	0x00	KSV 0_64	rw	KSV_BYTE_63[7]	KSV_BYTE_63[6]	KSV_BYTE_63[5]		KSV_BYTE_63[3]	KSV_BYTE_63[2]	KSV_BYTE_63[1]	KSV_BYTE_63[0]
0xC1 0x00 KSV_666 rw KSV_BYTE_65[7] KSV_BYTE_65[6] KSV_BYTE_65[5] KSV_BYTE_65[3] KSV_BYTE_65[2] KSV_BYTE_65[1] KSV_BYTE_65[6] 0xC2 0x00 KSV_0_67 rw KSV_BYTE_66[7] KSV_BYTE_66[6] KSV_BYTE_66[5] KSV_BYTE_66[3] KSV_BYTE_66[2] KSV_BYTE_66[1] KSV_BYTE_66[6] KSV_BYTE_66[6] KSV_BYTE_66[6] KSV_BYTE_66[3] KSV_BYTE_66[2] KSV_BYTE_66[1] KSV_BYTE_67[1] KSV_BYTE_67[5] KSV_BYTE_66[3] KSV_BYTE_66[2] KSV_BYTE_67[2] KSV_BYTE_66[2] KSV_BYTE_67[2] KSV_BYTE_67[2] KSV_BYTE_67[2] K		0x00		rw						KSV BYTE 64[2]		KSV BYTE 64[0]
0xC2 0x00 KSV_67 rw KSV_BYTE_66[7] KSV_BYTE_66[6] KSV_BYTE_66[5] KSV_BYTE_66[4] KSV_BYTE_66[3] KSV_BYTE_66[2] KSV_BYTE_66[1] KSV_BYTE_66[6] 0xC3 0x00 KSV 0_68 rw KSV_BYTE_67[7] KSV_BYTE_67[6] KSV_BYTE_67[5] KSV_BYTE_67[3] KSV_BYTE_67[2] KSV_BYTE_67[7] KSV_BYTE_67[6] KSV_BYTE_68[5] KSV_BYTE_67[4] KSV_BYTE_67[3] KSV_BYTE_67[2] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_68[6] KSV_BYTE_69[7] KSV_BYTE_69[7] KSV_BYTE_69[6] KSV_BYTE_69[5] KSV_BYTE_69[3] KSV_BYTE_69[3] KSV_BYTE_69[2] KSV_BYTE_69[6] KSV_BYTE_69[5] KSV_BYTE_69[3] KS	0xC1	0x00	KSV 0_66	rw						KSV_BYTE_65[2]		
0xC3 0x00 KSV 0_68 rw KSV_BYTE_67[7] KSV_BYTE_67[6] KSV_BYTE_67[5] KSV_BYTE_67[4] KSV_BYTE_67[3] KSV_BYTE_67[2] KSV_BYTE_67[1] KSV_BYTE_67[0] 0xC4 0x00 KSV 0_69 rw KSV_BYTE_68[7] KSV_BYTE_68[6] KSV_BYTE_68[5] KSV_BYTE_68[3] KSV_BYTE_68[2] KSV_BYTE_68[1] KSV_BYTE_68[0] 0xC5 0x00 KSV 0_72 rw KSV_BYTE_69[7] KSV_BYTE_69[6] KSV_BYTE_69[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[4] KSV_BYTE_69[3] KSV_BYTE_69[2] KSV_BYTE_69[1] KSV_BYTE_69[0] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[6] KSV_BYTE_70[4] KSV_BYTE_70[3] KSV_BYTE_70[2] KSV_BYTE_69[2]	0xC2	0x00		rw								
0xC4 0x00 KSV_69 rw KSV_BYTE_68[7] KSV_BYTE_68[6] KSV_BYTE_68[5] KSV_BYTE_68[4] KSV_BYTE_68[3] KSV_BYTE_68[2] KSV_BYTE_68[1] KSV_BYTE_68[0] 0xC5 0x00 KSV 0,70 rw KSV_BYTE_69[7] KSV_BYTE_69[6] KSV_BYTE_69[5] KSV_BYTE_69[3] KSV_BYTE_69[2] KSV_BYTE_69[1] KSV_BYTE_69[0] 0xC6 0x00 KSV 0,71 rw KSV_BYTE_70[7] KSV_BYTE_70[6] KSV_BYTE_70[5] KSV_BYTE_70[3] KSV_BYTE_70[2] KSV_BYTE_70[7]		0x00		rw								
OXC5 0X00 KSV_070 rw KSV_BYTE_69[7] KSV_BYTE_69[6] KSV_BYTE_69[5] KSV_BYTE_69[4] KSV_BYTE_69[3] KSV_BYTE_69[2] KSV_BYTE_69[1] KSV_BYTE_69[0] 0xC6 0x00 KSV_071 rw KSV_BYTE_70[7] KSV_BYTE_70[6] KSV_BYTE_70[5] KSV_BYTE_70[4] KSV_BYTE_70[3] KSV_BYTE_70[2] KSV_BYTE_70[1] KSV_BYTE_70[0] 0xC7 0x00 KSV_072 rw KSV_BYTE_71[7] KSV_BYTE_71[6] KSV_BYTE_71[5] KSV_BYTE_71[4] KSV_BYTE_71[3] KSV_BYTE_71[2] KSV_BYTE_71[1] KSV_BYTE_71[0] 0xC8 0x00 KSV_073 rw KSV_BYTE_72[7] KSV_BYTE_72[6] KSV_BYTE_72[5] KSV_BYTE_72[4] KSV_BYTE_72[2] KSV_BYTE_73[2] KSV_BYTE_73[2] KSV_BYTE_73[2] KSV_BYTE_73[2] KSV_BYTE_73[2] KSV_BYTE_74[3] KSV_BYTE_7	0xC4	0x00	KSV 0 69	rw		KSV BYTE 68[6]	KSV BYTE 68[5]	KSV BYTE 68[4]	KSV BYTE 68[3]		KSV BYTE 68[1]	KSV BYTE 68[0]
0xC6 0x00 KSV_71 rw KSV_BYTE_70[7] KSV_BYTE_70[6] KSV_BYTE_70[5] KSV_BYTE_70[4] KSV_BYTE_70[3] KSV_BYTE_70[2] KSV_BYTE_70[1] KSV_BYTE_70[0] 0xC7 0x00 KSV_72 rw KSV_BYTE_71[7] KSV_BYTE_71[6] KSV_BYTE_71[5] KSV_BYTE_71[3] KSV_BYTE_71[2] KSV_BYTE_71[1] KSV_BYTE_71[0] 0xC8 0x00 KSV_0.73 rw KSV_BYTE_72[7] KSV_BYTE_72[6] KSV_BYTE_72[5] KSV_BYTE_72[2] KSV_BYTE_72[2] KSV_BYTE_72[1] KSV_BYTE_72[0] 0xC9 0x00 KSV_0.74 rw KSV_BYTE_73[7] KSV_BYTE_73[6] KSV_BYTE_73[5] KSV_BYTE_73[3] KSV_BYTE_72[2] KSV_BYTE_72[1] KSV_BYTE_72[0] 0xCA 0x00 KSV_0.75 rw KSV_BYTE_74[7] KSV_BYTE_74[6] KSV_BYTE_74[3] KSV_BYTE_74[3] KSV_BYTE_74[2] KSV_BYTE_74[1] KSV_BYTE_74[0] 0xCB 0x00 KSV_0.75 rw KSV_BYTE_75[7] KSV_BYTE_75[6] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[2] KSV_BYTE_75[2] KSV_BYTE_75[2] KSV_BYTE_75[2] </td <td></td> <td></td> <td></td> <td>rw</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				rw								
0xC7 0x00 KSV 0_72 rw KSV_BYTE_71[7] KSV_BYTE_71[6] KSV_BYTE_71[5] KSV_BYTE_71[4] KSV_BYTE_71[3] KSV_BYTE_71[2] KSV_BYTE_71[1] KSV_BYTE_71[0] 0xC8 0x00 KSV 0_73 rw KSV_BYTE_72[7] KSV_BYTE_72[6] KSV_BYTE_72[5] KSV_BYTE_72[4] KSV_BYTE_72[3] KSV_BYTE_72[2] KSV_BYTE_72[1] KSV_BYTE_72[0] 0xC9 0x00 KSV 0_74 rw KSV_BYTE_73[7] KSV_BYTE_73[6] KSV_BYTE_73[5] KSV_BYTE_73[4] KSV_BYTE_73[3] KSV_BYTE_73[2] KSV_BYTE_73[1] KSV_BYTE_73[0] 0xCA 0x00 KSV 0_75 rw KSV_BYTE_74[7] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_74[4] KSV_BYTE_74[3] KSV_BYTE_74[2] KSV_BYTE_74[1] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[3] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[3] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BYTE_75[6] KSV_BY		0x00		rw								
OxC8 Ox00 KSV 0_73 rw KSV_BYTE_72[7] KSV_BYTE_72[6] KSV_BYTE_72[5] KSV_BYTE_72[4] KSV_BYTE_72[3] KSV_BYTE_72[2] KSV_BYTE_72[1] KSV_BYTE_72[0] 0xC9 0x00 KSV 0_74 rw KSV_BYTE_73[7] KSV_BYTE_73[6] KSV_BYTE_73[5] KSV_BYTE_73[3] KSV_BYTE_73[2] KSV_BYTE_73[1] KSV_BYTE_73[0] 0xCA 0x00 KSV 0_75 rw KSV_BYTE_74[7] KSV_BYTE_74[6] KSV_BYTE_74[5] KSV_BYTE_74[3] KSV_BYTE_74[2] KSV_BYTE_73[1] KSV_BYTE_73[0] 0xCB 0x00 KSV 0_75 rw KSV_BYTE_74[6] KSV_BYTE_75[5] KSV_BYTE_74[4] KSV_BYTE_74[3] KSV_BYTE_74[2] KSV_BYTE_74[1] KSV_BYTE_74[0] 0xCB 0x00 KSV 0_76 rw KSV_BYTE_75[7] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[0] 0xCD 0x00 KSV 0_77 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_76[5] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[7] KSV_BYTE_77[0x00		rw								
OXC9 OXO0 KSV 0.74 rw KSV_BYTE_73[7] KSV_BYTE_73[6] KSV_BYTE_73[5] KSV_BYTE_73[4] KSV_BYTE_73[3] KSV_BYTE_73[2] KSV_BYTE_73[1] KSV_BYTE_73[0] 0xCA 0x00 KSV 0.75 rw KSV_BYTE_74[7] KSV_BYTE_74[6] KSV_BYTE_74[5] KSV_BYTE_74[4] KSV_BYTE_74[2] KSV_BYTE_74[1] KSV_BYTE_74[0] 0xCB 0x00 KSV 0.76 rw KSV_BYTE_75[7] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[0] 0xCC 0x00 KSV 0.77 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_75[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[0] 0xCD 0x00 KSV 0.78 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_75[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCE 0x00 KSV 0.78 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_76[5] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_77[
0xCA 0x00 KSV 0.75 rw KSV_BYTE_74[7] KSV_BYTE_74[6] KSV_BYTE_74[5] KSV_BYTE_74[4] KSV_BYTE_74[3] KSV_BYTE_74[2] KSV_BYTE_74[1] KSV_BYTE_74[0] 0xCB 0x00 KSV 0.76 rw KSV_BYTE_75[7] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[4] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[0] 0xCC 0x00 KSV 0.77 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_76[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCD 0x00 KSV 0.78 rw KSV_BYTE_77[7] KSV_BYTE_77[6] KSV_BYTE_77[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCE 0x00 KSV 0.79 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_78[4] KSV_BYTE_78[3] KSV_BYTE_78[2] KSV_BYTE_78[1] KSV_BYTE_78[0] 0xCF 0x00 KSV 0.80 rw KSV_BYTE_80[7] KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[rw								
0xCB 0x00 KSV 0_76 rw KSV_BYTE_75[7] KSV_BYTE_75[6] KSV_BYTE_75[5] KSV_BYTE_75[4] KSV_BYTE_75[3] KSV_BYTE_75[2] KSV_BYTE_75[1] KSV_BYTE_75[0] 0xCC 0x00 KSV 0_77 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_76[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCD 0x00 KSV 0_78 rw KSV_BYTE_77[7] KSV_BYTE_77[6] KSV_BYTE_77[5] KSV_BYTE_77[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCE 0x00 KSV 0_78 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_77[3] KSV_BYTE_77[2] KSV_BYTE_77[1] KSV_BYTE_77[0] 0xCF 0x00 KSV 0_79 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_78[3] KSV_BYTE_78[2] KSV_BYTE_78[1] KSV_BYTE_78[0] 0xCF 0x00 KSV 0_80 rw KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[rw								
0xCC 0x00 KSV 0_77 rw KSV_BYTE_76[7] KSV_BYTE_76[6] KSV_BYTE_76[5] KSV_BYTE_76[4] KSV_BYTE_76[3] KSV_BYTE_76[2] KSV_BYTE_76[1] KSV_BYTE_76[0] 0xCD 0x00 KSV 0_78 rw KSV_BYTE_77[7] KSV_BYTE_77[6] KSV_BYTE_77[5] KSV_BYTE_77[4] KSV_BYTE_77[3] KSV_BYTE_77[2] KSV_BYTE_77[1] KSV_BYTE_77[0] 0xCE 0x00 KSV 0_79 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_78[4] KSV_BYTE_78[3] KSV_BYTE_78[2] KSV_BYTE_78[1] KSV_BYTE_78[0] 0xCF 0x00 KSV 0_80 rw KSV_BYTE_79[7] KSV_BYTE_79[6] KSV_BYTE_79[5] KSV_BYTE_79[4] KSV_BYTE_79[3] KSV_BYTE_79[2] KSV_BYTE_79[1] KSV_BYTE_79[0] 0xD0 0x00 KSV 0_81 rw KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[0] 0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[_	rw								
0xCD 0x00 KSV 0_78 rw KSV_BYTE_77[7] KSV_BYTE_77[6] KSV_BYTE_77[5] KSV_BYTE_77[4] KSV_BYTE_77[3] KSV_BYTE_77[2] KSV_BYTE_77[1] KSV_BYTE_77[0] 0xCE 0x00 KSV 0_79 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_78[4] KSV_BYTE_78[3] KSV_BYTE_78[2] KSV_BYTE_78[1] KSV_BYTE_78[0] 0xCF 0x00 KSV 0_80 rw KSV_BYTE_79[7] KSV_BYTE_79[6] KSV_BYTE_79[5] KSV_BYTE_79[4] KSV_BYTE_79[3] KSV_BYTE_79[2] KSV_BYTE_79[1] KSV_BYTE_79[0] 0xD0 0x00 KSV 0_81 rw KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[0] 0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[2] KSV_BYTE_81[1] KSV_BYTE_81[0] 0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[_	rw								
0xCE 0x00 KSV 0_79 rw KSV_BYTE_78[7] KSV_BYTE_78[6] KSV_BYTE_78[5] KSV_BYTE_78[4] KSV_BYTE_78[3] KSV_BYTE_78[2] KSV_BYTE_78[1] KSV_BYTE_78[0] 0xCF 0x00 KSV 0_80 rw KSV_BYTE_79[7] KSV_BYTE_79[6] KSV_BYTE_79[5] KSV_BYTE_79[4] KSV_BYTE_79[3] KSV_BYTE_79[2] KSV_BYTE_79[1] KSV_BYTE_79[0] 0xD0 0x00 KSV 0_81 rw KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[0] 0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[2] KSV_BYTE_81[1] KSV_BYTE_81[0] 0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[1] KSV_BYTE_82[0]			_									
0xCF 0x00 KSV 0_80 rw KSV_BYTE_79[7] KSV_BYTE_79[6] KSV_BYTE_79[5] KSV_BYTE_79[4] KSV_BYTE_79[3] KSV_BYTE_79[2] KSV_BYTE_79[1] KSV_BYTE_79[0] 0xD0 0x00 KSV 0_81 rw KSV_BYTE_80[7] KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[0] 0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[2] KSV_BYTE_81[1] KSV_BYTE_81[0] 0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[1] KSV_BYTE_82[0]												
0xD0 0x00 KSV 0_81 rw KSV_BYTE_80[6] KSV_BYTE_80[5] KSV_BYTE_80[4] KSV_BYTE_80[3] KSV_BYTE_80[2] KSV_BYTE_80[1] KSV_BYTE_80[0] 0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[2] KSV_BYTE_81[1] KSV_BYTE_81[0] 0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[1] KSV_BYTE_82[0]				-								
0xD1 0x00 KSV 0_82 rw KSV_BYTE_81[7] KSV_BYTE_81[6] KSV_BYTE_81[5] KSV_BYTE_81[4] KSV_BYTE_81[3] KSV_BYTE_81[2] KSV_BYTE_81[1] KSV_BYTE_81[0] 0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[1] KSV_BYTE_82[0]				rw								
0xD2 0x00 KSV 0_83 rw KSV_BYTE_82[7] KSV_BYTE_82[6] KSV_BYTE_82[5] KSV_BYTE_82[4] KSV_BYTE_82[3] KSV_BYTE_82[2] KSV_BYTE_82[1] KSV_BYTE_82[0]				rw								
			_									
	0xD3	0x00	_	rw								

Repeat	ter									Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xD4	0x00	KSV 0_85	rw	KSV_BYTE_84[7]	KSV_BYTE_84[6]	KSV_BYTE_84[5]	KSV_BYTE_84[4]	KSV_BYTE_84[3]	KSV_BYTE_84[2]	KSV_BYTE_84[1]	KSV_BYTE_84[0]
0xD5	0x00	KSV 0_86	rw	KSV_BYTE_85[7]	KSV_BYTE_85[6]	KSV_BYTE_85[5]	KSV_BYTE_85[4]	KSV_BYTE_85[3]	KSV_BYTE_85[2]	KSV_BYTE_85[1]	KSV_BYTE_85[0]
0xD6	0x00	KSV 0_87	rw	KSV_BYTE_86[7]	KSV_BYTE_86[6]	KSV_BYTE_86[5]	KSV_BYTE_86[4]	KSV_BYTE_86[3]	KSV_BYTE_86[2]	KSV_BYTE_86[1]	KSV_BYTE_86[0]
0xD7	0x00	KSV 0_88	rw	KSV_BYTE_87[7]	KSV_BYTE_87[6]	KSV_BYTE_87[5]	KSV_BYTE_87[4]	KSV_BYTE_87[3]	KSV_BYTE_87[2]	KSV_BYTE_87[1]	KSV_BYTE_87[0]
0xD8	0x00	KSV 0_89	rw	KSV_BYTE_88[7]	KSV_BYTE_88[6]	KSV_BYTE_88[5]	KSV_BYTE_88[4]	KSV_BYTE_88[3]	KSV_BYTE_88[2]	KSV_BYTE_88[1]	KSV_BYTE_88[0]
0xD9	0x00	KSV 0_90	rw	KSV_BYTE_89[7]	KSV_BYTE_89[6]	KSV_BYTE_89[5]	KSV_BYTE_89[4]	KSV_BYTE_89[3]	KSV_BYTE_89[2]	KSV_BYTE_89[1]	KSV_BYTE_89[0]
0xDA	0x00	KSV 0_91	rw	KSV_BYTE_90[7]	KSV_BYTE_90[6]	KSV_BYTE_90[5]	KSV_BYTE_90[4]	KSV_BYTE_90[3]	KSV_BYTE_90[2]	KSV_BYTE_90[1]	KSV_BYTE_90[0]
0xDB	0x00	KSV 0_92	rw	KSV_BYTE_91[7]	KSV_BYTE_91[6]	KSV_BYTE_91[5]	KSV_BYTE_91[4]	KSV_BYTE_91[3]	KSV_BYTE_91[2]	KSV_BYTE_91[1]	KSV_BYTE_91[0]
0xDC	0x00	KSV 0_93	rw	KSV_BYTE_92[7]	KSV_BYTE_92[6]	KSV_BYTE_92[5]	KSV_BYTE_92[4]	KSV_BYTE_92[3]	KSV_BYTE_92[2]	KSV_BYTE_92[1]	KSV_BYTE_92[0]
0xDD	0x00	KSV 0_94	rw	KSV_BYTE_93[7]	KSV_BYTE_93[6]	KSV_BYTE_93[5]	KSV_BYTE_93[4]	KSV_BYTE_93[3]	KSV_BYTE_93[2]	KSV_BYTE_93[1]	KSV_BYTE_93[0]
0xDE	0x00	KSV 0_95	rw	KSV_BYTE_94[7]	KSV_BYTE_94[6]	KSV_BYTE_94[5]	KSV_BYTE_94[4]	KSV_BYTE_94[3]	KSV_BYTE_94[2]	KSV_BYTE_94[1]	KSV_BYTE_94[0]
0xDF	0x00	KSV 0_96	rw	KSV_BYTE_95[7]	KSV_BYTE_95[6]	KSV_BYTE_95[5]	KSV_BYTE_95[4]	KSV_BYTE_95[3]	KSV_BYTE_95[2]	KSV_BYTE_95[1]	KSV_BYTE_95[0]
0xE0	0x00	KSV 0_97	rw	KSV_BYTE_96[7]	KSV_BYTE_96[6]	KSV_BYTE_96[5]	KSV_BYTE_96[4]	KSV_BYTE_96[3]	KSV_BYTE_96[2]	KSV_BYTE_96[1]	KSV_BYTE_96[0]
0xE1	0x00	KSV 0 98	rw	KSV_BYTE_97[7]	KSV_BYTE_97[6]	KSV_BYTE_97[5]	KSV_BYTE_97[4]	KSV BYTE 97[3]	KSV_BYTE_97[2]	KSV_BYTE_97[1]	KSV_BYTE_97[0]
0xE2	0x00	KSV 0_99	rw	KSV_BYTE_98[7]	KSV_BYTE_98[6]	KSV_BYTE_98[5]	KSV_BYTE_98[4]	KSV_BYTE_98[3]	KSV_BYTE_98[2]	KSV_BYTE_98[1]	KSV_BYTE_98[0]
0xE3	0x00	KSV 0_100	rw	KSV_BYTE_99[7]	KSV_BYTE_99[6]	KSV_BYTE_99[5]	KSV_BYTE_99[4]	KSV_BYTE_99[3]	KSV_BYTE_99[2]	KSV_BYTE_99[1]	KSV_BYTE_99[0]
0xE4	0x00	KSV 0 101	rw	KSV BYTE 100[7]	KSV BYTE 100[6]	KSV BYTE 100[5]	KSV BYTE 100[4]	KSV BYTE 100[3]	KSV BYTE 100[2]	KSV BYTE 100[1]	KSV BYTE 100[0]
0xE5	0x00	KSV 0 102	rw	KSV_BYTE_101[7]	KSV BYTE 101[6]	KSV BYTE 101[5]	KSV BYTE 101[4]	KSV BYTE 101[3]	KSV_BYTE_101[2]	KSV BYTE 101[1]	KSV BYTE 101[0]
0xE6	0x00	KSV 0_103	rw	KSV_BYTE_102[7]	KSV_BYTE_102[6]	KSV_BYTE_102[5]	KSV_BYTE_102[4]	KSV_BYTE_102[3]	KSV_BYTE_102[2]	KSV BYTE 102[1]	KSV_BYTE_102[0]
0xE7	0x00	KSV 0_104	rw	KSV_BYTE_103[7]	KSV_BYTE_103[6]	KSV BYTE 103[5]	KSV_BYTE_103[4]	KSV_BYTE_103[3]	KSV_BYTE_103[2]	KSV BYTE 103[1]	KSV_BYTE_103[0]
0xE8	0x00	KSV 0 105	rw	KSV_BYTE_104[7]	KSV_BYTE_104[6]	KSV BYTE 104[5]	KSV_BYTE_104[4]	KSV BYTE 104[3]	KSV BYTE 104[2]	KSV BYTE 104[1]	KSV_BYTE_104[0]
0xE9	0x00	KSV 0 106	rw	KSV_BYTE_105[7]	KSV_BYTE_105[6]	KSV_BYTE_105[5]	KSV_BYTE_105[4]	KSV BYTE 105[3]	KSV BYTE 105[2]	KSV BYTE 105[1]	KSV_BYTE_105[0]
0xEA	0x00	KSV 0 107	rw	KSV BYTE 106[7]	KSV BYTE 106[6]	KSV BYTE 106[5]	KSV_BYTE_106[4]	KSV BYTE 106[3]	KSV_BYTE_106[2]	KSV BYTE 106[1]	KSV BYTE 106[0]
0xEB	0x00	KSV 0_108	rw	KSV_BYTE_107[7]	KSV_BYTE_107[6]	KSV BYTE 107[5]	KSV BYTE 107[4]	KSV_BYTE_107[3]	KSV BYTE 107[2]	KSV BYTE 107[1]	KSV BYTE 107[0]
0xEC	0x00	KSV 0_109	rw	KSV_BYTE_108[7]	KSV_BYTE_108[6]	KSV_BYTE_108[5]	KSV_BYTE_108[4]	KSV_BYTE_108[3]	KSV_BYTE_108[2]	KSV_BYTE_108[1]	KSV_BYTE_108[0]
0xED	0x00	KSV 0 110	rw	KSV_BYTE_109[7]	KSV BYTE 109[6]	KSV BYTE 109[5]	KSV_BYTE_109[4]	KSV BYTE 109[3]	KSV_BYTE_109[2]	KSV BYTE 109[1]	KSV_BYTE_109[0]
0xEE	0x00	KSV 0 111	rw	KSV_BYTE_110[7]	KSV_BYTE_110[6]	KSV BYTE 110[5]	KSV_BYTE_110[4]	KSV_BYTE_110[3]	KSV BYTE 110[2]	KSV_BYTE_110[1]	KSV_BYTE_110[0]
0xEF	0x00	KSV 0 112	rw	KSV BYTE 111[7]	KSV BYTE 111[6]	KSV BYTE 111[5]	KSV BYTE 111[4]	KSV BYTE 111[3]	KSV BYTE 111[2]	KSV BYTE 111[1]	KSV BYTE 111[0]
0xF0	0x00	KSV 0_113	rw	KSV_BYTE_112[7]	KSV_BYTE_112[6]	KSV_BYTE_112[5]	KSV_BYTE_112[4]	KSV_BYTE_112[3]	KSV_BYTE_112[2]	KSV_BYTE_112[1]	KSV_BYTE_112[0]
0xF1	0x00	KSV 0_114	rw	KSV_BYTE_113[7]	KSV_BYTE_113[6]	KSV_BYTE_113[5]	KSV_BYTE_113[4]	KSV_BYTE_113[3]	KSV_BYTE_113[2]	KSV_BYTE_113[1]	KSV_BYTE_113[0]
0xF2	0x00	KSV 0 115	rw	KSV BYTE 114[7]	KSV BYTE 114[6]	KSV BYTE 114[5]	KSV BYTE 114[4]	KSV BYTE 114[3]	KSV BYTE 114[2]	KSV BYTE 114[1]	KSV BYTE 114[0]
0xF3	0x00	KSV 0_116	rw	KSV_BYTE_115[7]	KSV_BYTE_115[6]	KSV_BYTE_115[5]	KSV_BYTE_115[4]	KSV_BYTE_115[3]	KSV_BYTE_115[2]	KSV_BYTE_115[1]	KSV_BYTE_115[0]
0xF4	0x00	KSV 0_117	rw	KSV_BYTE_116[7]	KSV_BYTE_116[6]	KSV_BYTE_116[5]	KSV_BYTE_116[4]	KSV_BYTE_116[3]	KSV_BYTE_116[2]	KSV_BYTE_116[1]	KSV_BYTE_116[0]
0xF5	0x00	KSV 0_118	rw	KSV_BYTE_117[7]	KSV_BYTE_117[6]	KSV_BYTE_117[5]	KSV_BYTE_117[4]	KSV_BYTE_117[3]	KSV_BYTE_117[2]	KSV_BYTE_117[1]	KSV_BYTE_117[0]
0xF6	0x00	KSV 0_119	rw	KSV_BYTE_118[7]	KSV_BYTE_118[6]	KSV_BYTE_118[5]	KSV_BYTE_118[4]	KSV_BYTE_118[3]	KSV_BYTE_118[2]	KSV_BYTE_118[1]	KSV_BYTE_118[0]
0xF7	0x00	KSV 0_120	rw	KSV_BYTE_119[7]	KSV_BYTE_119[6]	KSV_BYTE_119[5]	KSV_BYTE_119[4]	KSV_BYTE_119[3]	KSV_BYTE_119[2]	KSV_BYTE_119[1]	KSV_BYTE_119[0]
0xF8	0x00	KSV 0_121	rw	KSV_BYTE_120[7]	KSV_BYTE_120[6]	KSV_BYTE_120[5]	KSV_BYTE_120[4]	KSV_BYTE_120[3]	KSV_BYTE_120[2]	KSV_BYTE_120[1]	KSV_BYTE_120[0]
0xF9	0x00	KSV 0_122	rw	KSV_BYTE_121[7]	KSV_BYTE_121[6]	KSV_BYTE_121[5]	KSV_BYTE_121[4]	KSV_BYTE_121[3]	KSV_BYTE_121[2]	KSV_BYTE_121[1]	KSV_BYTE_121[0]
0xFA	0x00	KSV 0_123	rw	KSV_BYTE_122[7]	KSV_BYTE_122[6]	KSV_BYTE_122[5]	KSV_BYTE_122[4]	KSV_BYTE_122[3]	KSV_BYTE_122[2]	KSV_BYTE_122[1]	KSV_BYTE_122[0]
0xFB	0x00	KSV 0_124	rw	KSV_BYTE_123[7]	KSV_BYTE_123[6]	KSV_BYTE_123[5]	KSV_BYTE_123[4]	KSV_BYTE_123[3]	KSV_BYTE_123[2]	KSV_BYTE_123[1]	KSV_BYTE_123[0]
0xFC	0x00	KSV 0_125	rw	KSV_BYTE_124[7]	KSV_BYTE_124[6]	KSV_BYTE_124[5]	KSV_BYTE_124[4]	KSV_BYTE_124[3]	KSV_BYTE_124[2]	KSV_BYTE_124[1]	KSV_BYTE_124[0]
0xFD	0x00	KSV 0_126	rw	KSV_BYTE_125[7]	KSV_BYTE_125[6]	KSV_BYTE_125[5]	KSV_BYTE_125[4]	KSV_BYTE_125[3]	KSV_BYTE_125[2]	KSV_BYTE_125[1]	KSV_BYTE_125[0]
0xFE	0x00	KSV 0_127	rw	KSV_BYTE_126[7]	KSV_BYTE_126[6]	KSV_BYTE_126[5]	KSV_BYTE_126[4]	KSV_BYTE_126[3]	KSV_BYTE_126[2]	KSV_BYTE_126[1]	KSV_BYTE_126[0]
0xFF	0x00	KSV 0_128	rw	KSV_BYTE_127[7]	KSV_BYTE_127[6]	KSV_BYTE_127[5]	KSV_BYTE_127[4]	KSV_BYTE_127[3]	KSV_BYTE_127[2]	KSV_BYTE_127[1]	KSV_BYTE_127[0]

Infoframe Register Map

1.5 INFOFRAME

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	AVI_INF_PB_0_1	r	AVI_INF_PB[7]	AVI_INF_PB[6]	AVI_INF_PB[5]	AVI_INF_PB[4]	AVI_INF_PB[3]	AVI_INF_PB[2]	AVI_INF_PB[1]	AVI_INF_PB[0]
0x01	0x00	AVI_INF_PB_0_2	r	AVI_INF_PB[15]	AVI_INF_PB[14]	AVI_INF_PB[13]	AVI_INF_PB[12]	AVI_INF_PB[11]	AVI_INF_PB[10]	AVI_INF_PB[9]	AVI_INF_PB[8]
0x02	0x00	AVI_INF_PB_0_3	r	AVI_INF_PB[23]	AVI_INF_PB[22]	AVI_INF_PB[21]	AVI_INF_PB[20]	AVI_INF_PB[19]	AVI_INF_PB[18]	AVI_INF_PB[17]	AVI_INF_PB[16]
0x03	0x00	AVI_INF_PB_0_4	r	AVI_INF_PB[31]	AVI_INF_PB[30]	AVI_INF_PB[29]	AVI_INF_PB[28]	AVI_INF_PB[27]	AVI_INF_PB[26]	AVI_INF_PB[25]	AVI_INF_PB[24]
0x04	0x00	AVI_INF_PB_0_5	r	AVI_INF_PB[39]	AVI_INF_PB[38]	AVI_INF_PB[37]	AVI_INF_PB[36]	AVI_INF_PB[35]	AVI_INF_PB[34]	AVI_INF_PB[33]	AVI_INF_PB[32]
0x05	0x00	AVI_INF_PB_0_6	r	AVI_INF_PB[47]	AVI_INF_PB[46]	AVI_INF_PB[45]	AVI_INF_PB[44]	AVI_INF_PB[43]	AVI_INF_PB[42]	AVI_INF_PB[41]	AVI_INF_PB[40]
0x06	0x00	AVI_INF_PB_0_7	r	AVI_INF_PB[55]	AVI_INF_PB[54]	AVI_INF_PB[53]	AVI_INF_PB[52]	AVI_INF_PB[51]	AVI_INF_PB[50]	AVI_INF_PB[49]	AVI_INF_PB[48]
0x07	0x00	AVI_INF_PB_0_8	r	AVI_INF_PB[63]	AVI_INF_PB[62]	AVI_INF_PB[61]	AVI_INF_PB[60]	AVI_INF_PB[59]	AVI_INF_PB[58]	AVI_INF_PB[57]	AVI_INF_PB[56]
0x08	0x00	AVI_INF_PB_0_9	r	AVI_INF_PB[71]	AVI_INF_PB[70]	AVI_INF_PB[69]	AVI_INF_PB[68]	AVI_INF_PB[67]	AVI_INF_PB[66]	AVI_INF_PB[65]	AVI_INF_PB[64]
0x09	0x00	AVI_INF_PB_0_10	r	AVI_INF_PB[79]	AVI_INF_PB[78]	AVI_INF_PB[77]	AVI_INF_PB[76]	AVI_INF_PB[75]	AVI_INF_PB[74]	AVI_INF_PB[73]	AVI_INF_PB[72]
0x0A	0x00	AVI_INF_PB_0_11	r	AVI_INF_PB[87]	AVI_INF_PB[86]	AVI_INF_PB[85]	AVI_INF_PB[84]	AVI_INF_PB[83]	AVI_INF_PB[82]	AVI_INF_PB[81]	AVI_INF_PB[80]
0x0B	0x00	AVI_INF_PB_0_12	r	AVI_INF_PB[95]	AVI_INF_PB[94]	AVI_INF_PB[93]	AVI_INF_PB[92]	AVI_INF_PB[91]	AVI INF PB[90]	AVI_INF_PB[89]	AVI_INF_PB[88]
0x0C	0x00	AVI_INF_PB_0_13	r	AVI_INF_PB[103]	AVI_INF_PB[102]	AVI_INF_PB[101]	AVI_INF_PB[100]	AVI_INF_PB[99]	AVI_INF_PB[98]	AVI_INF_PB[97]	AVI_INF_PB[96]
0x0D	0x00	AVI_INF_PB_0_14	r	AVI_INF_PB[111]	AVI_INF_PB[110]	AVI_INF_PB[109]	AVI_INF_PB[108]	AVI_INF_PB[107]	AVI_INF_PB[106]	AVI_INF_PB[105]	AVI_INF_PB[104]
0x0E	0x00	AVI INF PB 0 15	r	AVI INF PB[119]	AVI_INF_PB[118]	AVI INF PB[117]	AVI_INF_PB[116]	AVI INF PB[115]	AVI_INF_PB[114]	AVI_INF_PB[113]	AVI_INF_PB[112]
0x0F	0x00	AVI_INF_PB_0_16	r	AVI_INF_PB[127]	AVI_INF_PB[126]	AVI_INF_PB[125]	AVI_INF_PB[124]	AVI_INF_PB[123]	AVI_INF_PB[122]	AVI_INF_PB[121]	AVI_INF_PB[120]
0x10	0x00	AVI_INF_PB_0_17	r	AVI_INF_PB[135]	AVI_INF_PB[134]	AVI INF PB[133]	AVI_INF_PB[132]	AVI_INF_PB[131]	AVI_INF_PB[130]	AVI_INF_PB[129]	AVI_INF_PB[128]
0x11	0x00	AVI_INF_PB_0_18	r	AVI_INF_PB[143]	AVI_INF_PB[142]	AVI_INF_PB[141]	AVI_INF_PB[140]	AVI_INF_PB[139]	AVI_INF_PB[138]	AVI_INF_PB[137]	AVI_INF_PB[136]
0x12	0x00	AVI_INF_PB_0_19	r	AVI_INF_PB[151]	AVI_INF_PB[150]	AVI_INF_PB[149]	AVI_INF_PB[148]	AVI_INF_PB[147]	AVI_INF_PB[146]	AVI_INF_PB[145]	AVI_INF_PB[144]
0x13	0x00	AVI_INF_PB_0_20	r	AVI_INF_PB[159]	AVI_INF_PB[158]	AVI_INF_PB[157]	AVI_INF_PB[156]	AVI_INF_PB[155]	AVI_INF_PB[154]	AVI_INF_PB[153]	AVI_INF_PB[152]
0x14	0x00	AVI_INF_PB_0_21	r	AVI_INF_PB[167]	AVI_INF_PB[166]	AVI_INF_PB[165]	AVI_INF_PB[164]	AVI_INF_PB[163]	AVI_INF_PB[162]	AVI_INF_PB[161]	AVI_INF_PB[160]
0x15	0x00	AVI_INF_PB_0_22	r	AVI_INF_PB[175]	AVI_INF_PB[174]	AVI_INF_PB[173]	AVI_INF_PB[172]	AVI_INF_PB[171]	AVI_INF_PB[170]	AVI_INF_PB[169]	AVI_INF_PB[168]
0x16	0x00	AVI_INF_PB_0_23	r	AVI_INF_PB[183]	AVI_INF_PB[182]	AVI_INF_PB[181]	AVI_INF_PB[180]	AVI_INF_PB[179]	AVI_INF_PB[178]	AVI_INF_PB[177]	AVI_INF_PB[176]
0x17	0x00	AVI_INF_PB_0_24	r	AVI_INF_PB[191]	AVI_INF_PB[190]	AVI_INF_PB[189]	AVI_INF_PB[188]	AVI_INF_PB[187]	AVI_INF_PB[186]	AVI_INF_PB[185]	AVI_INF_PB[184]
0x18	0x00	AVI_INF_PB_0_25	r	AVI_INF_PB[199]	AVI_INF_PB[198]	AVI_INF_PB[197]	AVI_INF_PB[196]	AVI_INF_PB[195]	AVI_INF_PB[194]	AVI_INF_PB[193]	AVI_INF_PB[192]
0x19	0x00	AVI_INF_PB_0_26	r	AVI_INF_PB[207]	AVI_INF_PB[206]	AVI_INF_PB[205]	AVI_INF_PB[204]	AVI_INF_PB[203]	AVI_INF_PB[202]	AVI_INF_PB[201]	AVI_INF_PB[200]
0x1A	0x00	AVI_INF_PB_0_27	r	AVI_INF_PB[215]	AVI_INF_PB[214]	AVI_INF_PB[213]	AVI_INF_PB[212]	AVI_INF_PB[211]	AVI_INF_PB[210]	AVI_INF_PB[209]	AVI_INF_PB[208]
0x1B	0x00	AVI_INF_PB_0_28	r	AVI_INF_PB[223]	AVI_INF_PB[222]	AVI_INF_PB[221]	AVI_INF_PB[220]	AVI_INF_PB[219]	AVI_INF_PB[218]	AVI_INF_PB[217]	AVI_INF_PB[216]
0x1C	0x00	AUD_INF_PB_0_1	r	AUD_INF_PB[7]	AUD_INF_PB[6]	AUD_INF_PB[5]	AUD_INF_PB[4]	AUD_INF_PB[3]	AUD_INF_PB[2]	AUD_INF_PB[1]	AUD_INF_PB[0]
0x1D	0x00	AUD_INF_PB_0_2	r	AUD_INF_PB[15]	AUD_INF_PB[14]	AUD_INF_PB[13]	AUD_INF_PB[12]	AUD_INF_PB[11]	AUD_INF_PB[10]	AUD_INF_PB[9]	AUD_INF_PB[8]
0x1E	0x00	AUD_INF_PB_0_3	r	AUD_INF_PB[23]	AUD_INF_PB[22]	AUD_INF_PB[21]	AUD_INF_PB[20]	AUD_INF_PB[19]	AUD_INF_PB[18]	AUD_INF_PB[17]	AUD_INF_PB[16]
0x1F	0x00	AUD_INF_PB_0_4	r	AUD_INF_PB[31]	AUD_INF_PB[30]	AUD_INF_PB[29]	AUD_INF_PB[28]	AUD_INF_PB[27]	AUD_INF_PB[26]	AUD_INF_PB[25]	AUD_INF_PB[24]
0x20	0x00	AUD_INF_PB_0_5	r	AUD_INF_PB[39]	AUD_INF_PB[38]	AUD_INF_PB[37]	AUD_INF_PB[36]	AUD_INF_PB[35]	AUD_INF_PB[34]	AUD_INF_PB[33]	AUD_INF_PB[32]
0x21	0x00	AUD_INF_PB_0_6	r	AUD_INF_PB[47]	AUD_INF_PB[46]	AUD_INF_PB[45]	AUD_INF_PB[44]	AUD_INF_PB[43]	AUD_INF_PB[42]	AUD_INF_PB[41]	AUD_INF_PB[40]
0x22	0x00	AUD_INF_PB_0_7	r	AUD_INF_PB[55]	AUD_INF_PB[54]	AUD_INF_PB[53]	AUD_INF_PB[52]	AUD_INF_PB[51]	AUD_INF_PB[50]	AUD_INF_PB[49]	AUD_INF_PB[48]
0x23	0x00	AUD_INF_PB_0_8	r	AUD_INF_PB[63]	AUD_INF_PB[62]	AUD_INF_PB[61]	AUD_INF_PB[60]	AUD_INF_PB[59]	AUD_INF_PB[58]	AUD_INF_PB[57]	AUD_INF_PB[56]
0x24	0x00	AUD_INF_PB_0_9	r	AUD_INF_PB[71]	AUD_INF_PB[70]	AUD_INF_PB[69]	AUD_INF_PB[68]	AUD_INF_PB[67]	AUD_INF_PB[66]	AUD_INF_PB[65]	AUD_INF_PB[64]
0x25	0x00	AUD_INF_PB_0_1 0	r	AUD_INF_PB[79]	AUD_INF_PB[78]	AUD_INF_PB[77]	AUD_INF_PB[76]	AUD_INF_PB[75]	AUD_INF_PB[74]	AUD_INF_PB[73]	AUD_INF_PB[72]
0x26	0x00	AUD_INF_PB_0_1 1	r	AUD_INF_PB[87]	AUD_INF_PB[86]	AUD_INF_PB[85]	AUD_INF_PB[84]	AUD_INF_PB[83]	AUD_INF_PB[82]	AUD_INF_PB[81]	AUD_INF_PB[80]
0x27	0x00	AUD_INF_PB_0_1 2	r	AUD_INF_PB[95]	AUD_INF_PB[94]	AUD_INF_PB[93]	AUD_INF_PB[92]	AUD_INF_PB[91]	AUD_INF_PB[90]	AUD_INF_PB[89]	AUD_INF_PB[88]

Infofra	me									Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x28	0x00	AUD_INF_PB_0_1 3	r	AUD_INF_PB[103]	AUD_INF_PB[102]	AUD_INF_PB[101]	AUD_INF_PB[100]	AUD_INF_PB[99]	AUD_INF_PB[98]	AUD_INF_PB[97]	AUD_INF_PB[96]
0x29	0x00	AUD_INF_PB_0_1 4	r	AUD_INF_PB[111]	AUD_INF_PB[110]	AUD_INF_PB[109]	AUD_INF_PB[108]	AUD_INF_PB[107]	AUD_INF_PB[106]	AUD_INF_PB[105]	AUD_INF_PB[104]
0x2A	0x00	SPD_INF_PB_0_1	r	SPD_INF_PB[7]	SPD_INF_PB[6]	SPD_INF_PB[5]	SPD_INF_PB[4]	SPD_INF_PB[3]	SPD_INF_PB[2]	SPD_INF_PB[1]	SPD_INF_PB[0]
0x2B	0x00	SPD_INF_PB_0_2	r	SPD_INF_PB[15]	SPD_INF_PB[14]	SPD_INF_PB[13]	SPD_INF_PB[12]	SPD_INF_PB[11]	SPD_INF_PB[10]	SPD_INF_PB[9]	SPD_INF_PB[8]
0x2C	0x00	SPD_INF_PB_0_3	r	SPD_INF_PB[23]	SPD_INF_PB[22]	SPD_INF_PB[21]	SPD_INF_PB[20]	SPD_INF_PB[19]	SPD_INF_PB[18]	SPD_INF_PB[17]	SPD_INF_PB[16]
0x2D	0x00	SPD_INF_PB_0_4	r	SPD_INF_PB[31]	SPD_INF_PB[30]	SPD_INF_PB[29]	SPD_INF_PB[28]	SPD_INF_PB[27]	SPD_INF_PB[26]	SPD_INF_PB[25]	SPD_INF_PB[24]
0x2E	0x00	SPD_INF_PB_0_5	r	SPD_INF_PB[39]	SPD_INF_PB[38]	SPD_INF_PB[37]	SPD_INF_PB[36]	SPD_INF_PB[35]	SPD_INF_PB[34]	SPD_INF_PB[33]	SPD_INF_PB[32]
0x2F	0x00	SPD_INF_PB_0_6	r	SPD_INF_PB[47]	SPD_INF_PB[46]	SPD_INF_PB[45]	SPD_INF_PB[44]	SPD_INF_PB[43]	SPD_INF_PB[42]	SPD_INF_PB[41]	SPD_INF_PB[40]
0x30	0x00	SPD_INF_PB_0_7	r	SPD_INF_PB[55]	SPD_INF_PB[54]	SPD_INF_PB[53]	SPD_INF_PB[52]	SPD_INF_PB[51]	SPD_INF_PB[50]	SPD_INF_PB[49]	SPD_INF_PB[48]
0x31	0x00	SPD_INF_PB_0_8	r	SPD_INF_PB[63]	SPD_INF_PB[62]	SPD_INF_PB[61]	SPD_INF_PB[60]	SPD_INF_PB[59]	SPD_INF_PB[58]	SPD_INF_PB[57]	SPD_INF_PB[56]
0x32	0x00	SPD_INF_PB_0_9	r	SPD_INF_PB[71]	SPD_INF_PB[70]	SPD_INF_PB[69]	SPD_INF_PB[68]	SPD_INF_PB[67]	SPD_INF_PB[66]	SPD_INF_PB[65]	SPD_INF_PB[64]
0x33	0x00	SPD_INF_PB_0_10	r	SPD_INF_PB[79]	SPD_INF_PB[78]	SPD_INF_PB[77]	SPD_INF_PB[76]	SPD_INF_PB[75]	SPD_INF_PB[74]	SPD_INF_PB[73]	SPD_INF_PB[72]
0x34	0x00	SPD_INF_PB_0_11	r	SPD_INF_PB[87]	SPD_INF_PB[86]	SPD_INF_PB[85]	SPD_INF_PB[84]	SPD_INF_PB[83]	SPD_INF_PB[82]	SPD_INF_PB[81]	SPD_INF_PB[80]
0x35	0x00	SPD_INF_PB_0_12	r	SPD_INF_PB[95]	SPD_INF_PB[94]	SPD_INF_PB[93]	SPD_INF_PB[92]	SPD_INF_PB[91]	SPD_INF_PB[90]	SPD_INF_PB[89]	SPD_INF_PB[88]
0x36 0x37	0x00 0x00	SPD_INF_PB_0_13 SPD_INF_PB_0_14	r r	SPD_INF_PB[103] SPD_INF_PB[111]	SPD_INF_PB[102] SPD_INF_PB[110]	SPD_INF_PB[101] SPD_INF_PB[109]	SPD_INF_PB[100] SPD_INF_PB[108]	SPD_INF_PB[99] SPD_INF_PB[107]	SPD_INF_PB[98] SPD_INF_PB[106]	SPD_INF_PB[97] SPD_INF_PB[105]	SPD_INF_PB[96] SPD_INF_PB[104]
0x37 0x38	0x00	SPD_INF_PB_0_15	, i	SPD_INF_PB[111]	SPD_INF_PB[118]	SPD_INF_PB[109]	SPD_INF_PB[108]	SPD_INF_PB[107]	SPD_INF_PB[100]	SPD_INF_PB[103]	SPD_INF_PB[104]
0x39	0x00	SPD_INF_PB_0_16	r	SPD_INF_PB[127]	SPD_INF_PB[126]	SPD_INF_PB[125]	SPD_INF_PB[124]	SPD_INF_PB[123]	SPD_INF_PB[122]	SPD_INF_PB[121]	SPD_INF_PB[120]
0x3A	0x00	SPD_INF_PB_0_17	r	SPD_INF_PB[135]	SPD_INF_PB[134]	SPD_INF_PB[133]	SPD_INF_PB[132]	SPD_INF_PB[131]	SPD_INF_PB[130]	SPD_INF_PB[129]	SPD_INF_PB[128]
0x3R	0x00	SPD_INF_PB_0_18	r	SPD_INF_PB[143]	SPD_INF_PB[142]	SPD_INF_PB[141]	SPD_INF_PB[140]	SPD_INF_PB[139]	SPD_INF_PB[138]	SPD_INF_PB[137]	SPD_INF_PB[136]
0x3C	0x00	SPD_INF_PB_0_19	r	SPD_INF_PB[151]	SPD_INF_PB[150]	SPD_INF_PB[149]	SPD_INF_PB[148]	SPD_INF_PB[147]	SPD_INF_PB[146]	SPD_INF_PB[145]	SPD_INF_PB[144]
0x3D	0x00	SPD_INF_PB_0_20	r	SPD_INF_PB[159]	SPD_INF_PB[158]	SPD_INF_PB[157]	SPD_INF_PB[156]	SPD_INF_PB[155]	SPD_INF_PB[154]	SPD_INF_PB[153]	SPD_INF_PB[152]
0x3E	0x00	SPD_INF_PB_0_21	r	SPD_INF_PB[167]	SPD_INF_PB[166]	SPD_INF_PB[165]	SPD_INF_PB[164]	SPD_INF_PB[163]	SPD_INF_PB[162]	SPD_INF_PB[161]	SPD_INF_PB[160]
0x3F	0x00	SPD_INF_PB_0_22	r	SPD_INF_PB[175]	SPD_INF_PB[174]	SPD_INF_PB[173]	SPD_INF_PB[172]	SPD_INF_PB[171]	SPD_INF_PB[170]	SPD_INF_PB[169]	SPD_INF_PB[168]
0x40	0x00	SPD_INF_PB_0_23	r	SPD_INF_PB[183]	SPD_INF_PB[182]	SPD_INF_PB[181]	SPD_INF_PB[180]	SPD_INF_PB[179]	SPD_INF_PB[178]	SPD_INF_PB[177]	SPD_INF_PB[176]
0x41	0x00	SPD_INF_PB_0_24	r	SPD_INF_PB[191]	SPD_INF_PB[190]	SPD_INF_PB[189]	SPD_INF_PB[188]	SPD_INF_PB[187]	SPD_INF_PB[186]	SPD_INF_PB[185]	SPD_INF_PB[184]
0x42	0x00	SPD_INF_PB_0_25	r	SPD_INF_PB[199]	SPD_INF_PB[198]	SPD_INF_PB[197]	SPD_INF_PB[196]	SPD_INF_PB[195]	SPD_INF_PB[194]	SPD_INF_PB[193]	SPD_INF_PB[192]
0x43	0x00	SPD_INF_PB_0_26	r	SPD_INF_PB[207]	SPD_INF_PB[206]	SPD_INF_PB[205]	SPD_INF_PB[204]	SPD_INF_PB[203]	SPD_INF_PB[202]	SPD_INF_PB[201]	SPD_INF_PB[200]
0x44	0x00	SPD_INF_PB_0_27	r	SPD_INF_PB[215]	SPD_INF_PB[214]	SPD_INF_PB[213]	SPD_INF_PB[212]	SPD_INF_PB[211]	SPD_INF_PB[210]	SPD_INF_PB[209]	SPD_INF_PB[208]
0x45	0x00	SPD_INF_PB_0_28	r	SPD_INF_PB[223]	SPD_INF_PB[222]	SPD_INF_PB[221]	SPD_INF_PB[220]	SPD_INF_PB[219]	SPD_INF_PB[218]	SPD_INF_PB[217]	SPD_INF_PB[216]
0x46	0x00	MS_INF_PB_0_1	r	MS_INF_PB[7]	MS_INF_PB[6]	MS_INF_PB[5]	MS_INF_PB[4]	MS_INF_PB[3]	MS_INF_PB[2]	MS_INF_PB[1]	MS_INF_PB[0]
0x47	0x00	MS_INF_PB_0_2	r	MS_INF_PB[15]	MS_INF_PB[14]	MS_INF_PB[13]	MS_INF_PB[12]	MS_INF_PB[11]	MS_INF_PB[10]	MS_INF_PB[9]	MS_INF_PB[8]
0x48	0x00	MS_INF_PB_0_3	r	MS_INF_PB[23]	MS_INF_PB[22]	MS_INF_PB[21]	MS_INF_PB[20]	MS_INF_PB[19]	MS_INF_PB[18]	MS_INF_PB[17]	MS_INF_PB[16]
0x49	0x00	MS_INF_PB_0_4	r	MS_INF_PB[31]	MS_INF_PB[30]	MS_INF_PB[29]	MS_INF_PB[28]	MS_INF_PB[27]	MS_INF_PB[26]	MS_INF_PB[25]	MS_INF_PB[24]
0x4A	0x00	MS_INF_PB_0_5	r	MS_INF_PB[39]	MS_INF_PB[38]	MS_INF_PB[37]	MS_INF_PB[36]	MS_INF_PB[35]	MS_INF_PB[34]	MS_INF_PB[33]	MS_INF_PB[32]
0x4B	0x00	MS_INF_PB_0_6	r	MS_INF_PB[47]	MS_INF_PB[46]	MS_INF_PB[45]	MS_INF_PB[44]	MS_INF_PB[43]	MS_INF_PB[42]	MS_INF_PB[41]	MS_INF_PB[40]
0x4C 0x4D	0x00 0x00	MS_INF_PB_0_7	r r	MS_INF_PB[55] MS_INF_PB[63]	MS_INF_PB[54] MS_INF_PB[62]	MS_INF_PB[53] MS_INF_PB[61]	MS_INF_PB[52] MS_INF_PB[60]	MS_INF_PB[51] MS_INF_PB[59]	MS_INF_PB[50] MS_INF_PB[58]	MS_INF_PB[49] MS_INF_PB[57]	MS_INF_PB[48] MS_INF_PB[56]
0x4D 0x4E	0x00	MS_INF_PB_0_8 MS_INF_PB_0_9	<u> </u>	MS_INF_PB[63] MS_INF_PB[71]	MS_INF_PB[62] MS_INF_PB[70]	MS_INF_PB[61] MS_INF_PB[69]		MS_INF_PB[59] MS_INF_PB[67]	MS_INF_PB[58] MS_INF_PB[66]		MS_INF_PB[56] MS_INF_PB[64]
0x4E 0x4F	0x00	MS_INF_PB_0_9 MS_INF_PB_0_10	r r	MS_INF_PB[71] MS_INF_PB[79]	MS_INF_PB[78]	MS_INF_PB[09] MS_INF_PB[77]	MS_INF_PB[68] MS_INF_PB[76]	MS_INF_PB[67] MS_INF_PB[75]	MS_INF_PB[74]	MS_INF_PB[65] MS_INF_PB[73]	MS_INF_PB[72]
0x50	0x00	MS INF PB 0 11	r	MS_INF_PB[79] MS_INF_PB[87]	MS INF PB[86]	MS INF PB[85]	MS INF PB[84]	MS INF PB[83]	MS INF PB[82]	MS INF PB[81]	MS INF PB[80]
0x50 0x51	0x00	MS_INF_PB_0_12	r	MS_INF_PB[95]	MS_INF_PB[94]	MS_INF_PB[93]	MS_INF_PB[92]	MS_INF_PB[91]	MS_INF_PB[90]	MS_INF_PB[89]	MS_INF_PB[88]
0x52	0x00	MS_INF_PB_0_12	r	MS_INF_PB[103]	MS INF PB[102]	MS_INF_PB[101]	MS INF PB[100]	MS_INF_PB[99]	MS_INF_PB[98]	MS INF PB[97]	MS INF PB[96]
U/U/L	5,700	121 D_0_13		5				o[>>]	(10_111_10[0]		110_11 _1 0[20]

Infofra	Infoframe Register Map										
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x53	0x00	MS_INF_PB_0_14	r	MS_INF_PB[111]	MS_INF_PB[110]	MS_INF_PB[109]	MS_INF_PB[108]	MS_INF_PB[107]	MS_INF_PB[106]	MS_INF_PB[105]	MS_INF_PB[104]
0x54	0x00	VS_INF_PB_0_1	r	VS_INF_PB[7]	VS_INF_PB[6]	VS_INF_PB[5]	VS_INF_PB[4]	VS_INF_PB[3]	VS_INF_PB[2]	VS_INF_PB[1]	VS_INF_PB[0]
0x55	0x00	VS_INF_PB_0_2	r	VS_INF_PB[15]	VS_INF_PB[14]	VS_INF_PB[13]	VS_INF_PB[12]	VS_INF_PB[11]	VS_INF_PB[10]	VS_INF_PB[9]	VS_INF_PB[8]
0x56	0x00	VS_INF_PB_0_3	r	VS_INF_PB[23]	VS_INF_PB[22]	VS_INF_PB[21]	VS_INF_PB[20]	VS_INF_PB[19]	VS_INF_PB[18]	VS_INF_PB[17]	VS_INF_PB[16]
0x57	0x00	VS_INF_PB_0_4	r	VS_INF_PB[31]	VS_INF_PB[30]	VS_INF_PB[29]	VS_INF_PB[28]	VS_INF_PB[27]	VS_INF_PB[26]	VS_INF_PB[25]	VS_INF_PB[24]
0x58	0x00	VS_INF_PB_0_5	r	VS_INF_PB[39]	VS_INF_PB[38]	VS_INF_PB[37]	VS_INF_PB[36]	VS_INF_PB[35]	VS_INF_PB[34]	VS_INF_PB[33]	VS_INF_PB[32]
0x59	0x00	VS_INF_PB_0_6	r	VS_INF_PB[47]	VS_INF_PB[46]	VS_INF_PB[45]	VS_INF_PB[44]	VS_INF_PB[43]	VS_INF_PB[42]	VS_INF_PB[41]	VS_INF_PB[40]
0x5A	0x00	VS_INF_PB_0_7	r	VS_INF_PB[55]	VS_INF_PB[54]	VS_INF_PB[53]	VS_INF_PB[52]	VS_INF_PB[51]	VS_INF_PB[50]	VS_INF_PB[49]	VS_INF_PB[48]
0x5B	0x00	VS_INF_PB_0_8	r	VS_INF_PB[63]	VS_INF_PB[62]	VS_INF_PB[61]	VS_INF_PB[60]	VS_INF_PB[59]	VS_INF_PB[58]	VS_INF_PB[57]	VS_INF_PB[56]
0x5C	0x00	VS_INF_PB_0_9	r	VS_INF_PB[71]	VS_INF_PB[70]	VS_INF_PB[69]	VS_INF_PB[68]	VS_INF_PB[67]	VS_INF_PB[66]	VS_INF_PB[65]	VS_INF_PB[64]
0x5D	0x00	VS_INF_PB_0_10	r	VS_INF_PB[79]	VS_INF_PB[78]	VS_INF_PB[77]	VS_INF_PB[76]	VS_INF_PB[75]	VS_INF_PB[74]	VS_INF_PB[73]	VS_INF_PB[72]
0x5E	0x00	VS_INF_PB_0_11	r	VS_INF_PB[87]	VS_INF_PB[86]	VS_INF_PB[85]	VS_INF_PB[84]	VS_INF_PB[83]	VS_INF_PB[82]	VS_INF_PB[81]	VS_INF_PB[80]
0x5F	0x00	VS_INF_PB_0_12	r	VS_INF_PB[95]	VS_INF_PB[94]	VS_INF_PB[93]	VS_INF_PB[92]	VS_INF_PB[91]	VS_INF_PB[90]	VS_INF_PB[89]	VS_INF_PB[88]
0x60	0x00	VS_INF_PB_0_13	r	VS_INF_PB[103]	VS_INF_PB[102]	VS_INF_PB[101]	VS_INF_PB[100]	VS_INF_PB[99]	VS_INF_PB[98]	VS_INF_PB[97]	VS_INF_PB[96]
0x61	0x00	VS_INF_PB_0_14	r	VS_INF_PB[111]	VS_INF_PB[110]	VS_INF_PB[109]	VS_INF_PB[108]	VS_INF_PB[107]	VS_INF_PB[106]	VS_INF_PB[105]	VS_INF_PB[104]
0x62	0x00	VS_INF_PB_0_15	r	VS_INF_PB[119]	VS_INF_PB[118]	VS_INF_PB[117]	VS_INF_PB[116]	VS_INF_PB[115]	VS_INF_PB[114]	VS_INF_PB[113]	VS_INF_PB[112]
0x63	0x00	VS_INF_PB_0_16	r	VS_INF_PB[127]	VS_INF_PB[126]	VS_INF_PB[125]	VS_INF_PB[124]	VS_INF_PB[123]	VS_INF_PB[122]	VS_INF_PB[121]	VS_INF_PB[120]
0x64	0x00	VS_INF_PB_0_17	r	VS_INF_PB[135]	VS_INF_PB[134]	VS_INF_PB[133]	VS_INF_PB[132]	VS_INF_PB[131]	VS_INF_PB[130]	VS_INF_PB[129]	VS_INF_PB[128]
0x65	0x00	VS_INF_PB_0_18	r	VS_INF_PB[143]	VS_INF_PB[142]	VS_INF_PB[141]	VS_INF_PB[140]	VS_INF_PB[139]	VS_INF_PB[138]	VS_INF_PB[137]	VS_INF_PB[136]
0x66	0x00	VS_INF_PB_0_19	r	VS_INF_PB[151]	VS_INF_PB[150] VS_INF_PB[158]	VS_INF_PB[149] VS_INF_PB[157]	VS_INF_PB[148] VS_INF_PB[156]	VS_INF_PB[147] VS_INF_PB[155]	VS_INF_PB[146] VS_INF_PB[154]	VS_INF_PB[145] VS_INF_PB[153]	VS_INF_PB[144] VS_INF_PB[152]
0x67 0x68	0x00 0x00	VS_INF_PB_0_20 VS_INF_PB_0_21	r r	VS_INF_PB[159] VS_INF_PB[167]	VS_INF_PB[158] VS_INF_PB[166]	VS_INF_PB[157] VS_INF_PB[165]	VS_INF_PB[156] VS_INF_PB[164]	VS_INF_PB[153] VS_INF_PB[163]	VS_INF_PB[154] VS_INF_PB[162]	VS_INF_PB[153] VS_INF_PB[161]	VS_INF_PB[152] VS_INF_PB[160]
0x69	0x00	VS_INF_PB_0_21	r	VS_INF_PB[175]	VS_INF_PB[174]	VS_INF_PB[103]	VS_INF_PB[172]	VS_INF_PB[171]	VS_INF_PB[170]	VS_INF_PB[169]	VS_INF_PB[168]
0x6A	0x00	VS INF PB 0 23	r	VS_INF_PB[173]	VS INF PB[182]	VS_INF_PB[181]	VS INF PB[180]	VS INF PB[179]	VS INF PB[178]	VS INF PB[177]	VS_INF_PB[176]
0x6B	0x00	VS_INF_PB_0_24	r	VS_INF_PB[191]	VS_INF_PB[190]	VS_INF_PB[189]	VS_INF_PB[188]	VS_INF_PB[187]	VS_INF_PB[186]	VS_INF_PB[185]	VS_INF_PB[184]
0x6C	0x00	VS_INF_PB_0_25	r	VS_INF_PB[199]	VS_INF_PB[198]	VS_INF_PB[197]	VS_INF_PB[196]	VS_INF_PB[195]	VS_INF_PB[194]	VS_INF_PB[193]	VS_INF_PB[192]
0x6D	0x00	VS_INF_PB_0_26	r	VS_INF_PB[207]	VS INF PB[206]	VS INF PB[205]	VS_INF_PB[204]	VS INF PB[203]	VS_INF_PB[202]	VS_INF_PB[201]	VS INF PB[200]
0x6E	0x00	VS_INF_PB_0_27	r	VS_INF_PB[215]	VS_INF_PB[214]	VS_INF_PB[213]	VS_INF_PB[212]	VS_INF_PB[211]	VS_INF_PB[210]	VS_INF_PB[209]	VS_INF_PB[208]
0x6F	0x00	VS_INF_PB_0_28	r	VS_INF_PB[223]	VS_INF_PB[222]	VS_INF_PB[221]	VS_INF_PB[220]	VS_INF_PB[219]	VS_INF_PB[218]	VS_INF_PB[217]	VS_INF_PB[216]
0x70	0x00	ACP_PB_0_1	r	ACP_PB[7]	ACP_PB[6]	ACP_PB[5]	ACP_PB[4]	ACP_PB[3]	ACP_PB[2]	ACP_PB[1]	ACP_PB[0]
0x71	0x00	ACP PB 0 2	r	ACP_PB[15]	ACP_PB[14]	ACP_PB[13]	ACP_PB[12]	ACP_PB[11]	ACP_PB[10]	ACP_PB[9]	ACP_PB[8]
0x72	0x00	ACP_PB_0_3	r	ACP_PB[23]	ACP_PB[22]	ACP_PB[21]	ACP_PB[20]	ACP_PB[19]	ACP_PB[18]	ACP_PB[17]	ACP_PB[16]
0x73	0x00	ACP_PB_0_4	r	ACP_PB[31]	ACP_PB[30]	ACP_PB[29]	ACP_PB[28]	ACP_PB[27]	ACP_PB[26]	ACP_PB[25]	ACP_PB[24]
0x74	0x00	ACP_PB_0_5	r	ACP_PB[39]	ACP_PB[38]	ACP_PB[37]	ACP_PB[36]	ACP_PB[35]	ACP_PB[34]	ACP_PB[33]	ACP_PB[32]
0x75	0x00	ACP_PB_0_6	r	ACP_PB[47]	ACP_PB[46]	ACP_PB[45]	ACP_PB[44]	ACP_PB[43]	ACP_PB[42]	ACP_PB[41]	ACP_PB[40]
0x76	0x00	ACP_PB_0_7	r	ACP_PB[55]	ACP_PB[54]	ACP_PB[53]	ACP_PB[52]	ACP_PB[51]	ACP_PB[50]	ACP_PB[49]	ACP_PB[48]
0x77	0x00	ACP_PB_0_8	r	ACP_PB[63]	ACP_PB[62]	ACP_PB[61]	ACP_PB[60]	ACP_PB[59]	ACP_PB[58]	ACP_PB[57]	ACP_PB[56]
0x78	0x00	ACP_PB_0_9	r	ACP_PB[71]	ACP_PB[70]	ACP_PB[69]	ACP_PB[68]	ACP_PB[67]	ACP_PB[66]	ACP_PB[65]	ACP_PB[64]
0x79	0x00	ACP_PB_0_10	r	ACP_PB[79]	ACP_PB[78]	ACP_PB[77]	ACP_PB[76]	ACP_PB[75]	ACP_PB[74]	ACP_PB[73]	ACP_PB[72]
0x7A	0x00	ACP_PB_0_11	r	ACP_PB[87]	ACP_PB[86]	ACP_PB[85]	ACP_PB[84]	ACP_PB[83]	ACP_PB[82]	ACP_PB[81]	ACP_PB[80]
0x7B	0x00	ACP_PB_0_12	r	ACP_PB[95]	ACP_PB[94]	ACP_PB[93]	ACP_PB[92]	ACP_PB[91]	ACP_PB[90]	ACP_PB[89]	ACP_PB[88]
0x7C	0x00	ACP_PB_0_13	r	ACP_PB[103]	ACP_PB[102]	ACP_PB[101]	ACP_PB[100]	ACP_PB[99]	ACP_PB[98]	ACP_PB[97]	ACP_PB[96]
0x7D	0x00	ACP_PB_0_14	r	ACP_PB[111]	ACP_PB[110]	ACP_PB[109]	ACP_PB[108]	ACP_PB[107]	ACP_PB[106]	ACP_PB[105]	ACP_PB[104]
0x7E	0x00	ACP_PB_0_15	r	ACP_PB[119]	ACP_PB[118]	ACP_PB[117]	ACP_PB[116]	ACP_PB[115]	ACP_PB[114]	ACP_PB[113]	ACP_PB[112]
0x7F	0x00	ACP_PB_0_16	r	ACP_PB[127]	ACP_PB[126]	ACP_PB[125]	ACP_PB[124]	ACP_PB[123]	ACP_PB[122]	ACP_PB[121]	ACP_PB[120]

Infofra	me									Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x80	0x00	ACP_PB_0_17	r	ACP_PB[135]	ACP_PB[134]	ACP_PB[133]	ACP_PB[132]	ACP_PB[131]	ACP_PB[130]	ACP_PB[129]	ACP_PB[128]
0x81	0x00	ACP_PB_0_18	r	ACP_PB[143]	ACP_PB[142]	ACP_PB[141]	ACP_PB[140]	ACP_PB[139]	ACP_PB[138]	ACP_PB[137]	ACP_PB[136]
0x82	0x00	ACP_PB_0_19	r	ACP_PB[151]	ACP_PB[150]	ACP_PB[149]	ACP_PB[148]	ACP_PB[147]	ACP_PB[146]	ACP_PB[145]	ACP_PB[144]
0x83	0x00	ACP_PB_0_20	r	ACP_PB[159]	ACP_PB[158]	ACP_PB[157]	ACP_PB[156]	ACP_PB[155]	ACP_PB[154]	ACP_PB[153]	ACP_PB[152]
0x84	0x00	ACP_PB_0_21	r	ACP_PB[167]	ACP_PB[166]	ACP_PB[165]	ACP_PB[164]	ACP_PB[163]	ACP_PB[162]	ACP_PB[161]	ACP_PB[160]
0x85	0x00	ACP_PB_0_22	r	ACP_PB[175]	ACP_PB[174]	ACP_PB[173]	ACP_PB[172]	ACP_PB[171]	ACP_PB[170]	ACP_PB[169]	ACP_PB[168]
0x86	0x00	ACP_PB_0_23	r	ACP_PB[183]	ACP_PB[182]	ACP_PB[181]	ACP_PB[180]	ACP_PB[179]	ACP_PB[178]	ACP_PB[177]	ACP_PB[176]
0x87	0x00	ACP_PB_0_24	r	ACP_PB[191]	ACP_PB[190]	ACP_PB[189]	ACP_PB[188]	ACP_PB[187]	ACP_PB[186]	ACP_PB[185]	ACP_PB[184]
0x88	0x00	ACP_PB_0_25	r	ACP_PB[199]	ACP_PB[198]	ACP_PB[197]	ACP_PB[196]	ACP_PB[195]	ACP_PB[194]	ACP_PB[193]	ACP_PB[192]
0x89	0x00	ACP_PB_0_26	r	ACP_PB[207]	ACP_PB[206]	ACP_PB[205]	ACP_PB[204]	ACP_PB[203]	ACP_PB[202]	ACP_PB[201]	ACP_PB[200]
0x8A	0x00	ACP_PB_0_27	r	ACP_PB[215]	ACP_PB[214]	ACP_PB[213]	ACP_PB[212]	ACP_PB[211]	ACP_PB[210]	ACP_PB[209]	ACP_PB[208]
0x8B	0x00	ACP_PB_0_28	r	ACP_PB[223]	ACP_PB[222]	ACP_PB[221]	ACP_PB[220]	ACP_PB[219]	ACP_PB[218]	ACP_PB[217]	ACP_PB[216]
0x8C	0x00	ISRC1_PB_0_1	r	ISRC1_PB[7]	ISRC1_PB[6]	ISRC1_PB[5]	ISRC1_PB[4]	ISRC1_PB[3]	ISRC1_PB[2]	ISRC1_PB[1]	ISRC1_PB[0]
0x8D	0x00	ISRC1_PB_0_2	r	ISRC1_PB[15]	ISRC1_PB[14]	ISRC1_PB[13]	ISRC1_PB[12]	ISRC1_PB[11]	ISRC1_PB[10]	ISRC1_PB[9]	ISRC1_PB[8]
0x8E	0x00	ISRC1_PB_0_3	r	ISRC1_PB[23]	ISRC1_PB[22]	ISRC1_PB[21]	ISRC1_PB[20]	ISRC1_PB[19]	ISRC1_PB[18]	ISRC1_PB[17]	ISRC1_PB[16]
0x8F	0x00	ISRC1_PB_0_4	r	ISRC1_PB[31]	ISRC1_PB[30]	ISRC1_PB[29]	ISRC1_PB[28]	ISRC1_PB[27]	ISRC1_PB[26]	ISRC1_PB[25]	ISRC1_PB[24]
0x90	0x00	ISRC1_PB_0_5	r	ISRC1_PB[39]	ISRC1_PB[38]	ISRC1_PB[37]	ISRC1_PB[36]	ISRC1_PB[35]	ISRC1_PB[34]	ISRC1_PB[33]	ISRC1_PB[32]
0x91	0x00	ISRC1_PB_0_6	r	ISRC1_PB[47]	ISRC1_PB[46]	ISRC1_PB[45]	ISRC1_PB[44]	ISRC1_PB[43]	ISRC1_PB[42]	ISRC1_PB[41]	ISRC1_PB[40]
0x92	0x00	ISRC1_PB_0_7	r	ISRC1_PB[55]	ISRC1_PB[54]	ISRC1_PB[53]	ISRC1_PB[52]	ISRC1_PB[51]	ISRC1_PB[50]	ISRC1_PB[49]	ISRC1_PB[48]
0x93	0x00	ISRC1_PB_0_8	r	ISRC1_PB[63]	ISRC1_PB[62]	ISRC1_PB[61]	ISRC1_PB[60]	ISRC1_PB[59]	ISRC1_PB[58]	ISRC1_PB[57]	ISRC1_PB[56]
0x94	0x00	ISRC1_PB_0_9	r	ISRC1_PB[71]	ISRC1_PB[70]	ISRC1_PB[69]	ISRC1_PB[68]	ISRC1_PB[67]	ISRC1_PB[66]	ISRC1_PB[65]	ISRC1_PB[64]
0x95	0x00	ISRC1_PB_0_10	r	ISRC1_PB[79]	ISRC1_PB[78]	ISRC1_PB[77]	ISRC1_PB[76]	ISRC1_PB[75]	ISRC1_PB[74]	ISRC1_PB[73]	ISRC1_PB[72]
0x96	0x00	ISRC1_PB_0_11	r	ISRC1_PB[87]	ISRC1_PB[86]	ISRC1_PB[85]	ISRC1_PB[84]	ISRC1_PB[83]	ISRC1_PB[82]	ISRC1_PB[81]	ISRC1_PB[80]
0x97	0x00	ISRC1_PB_0_12	r	ISRC1_PB[95]	ISRC1_PB[94]	ISRC1_PB[93]	ISRC1_PB[92]	ISRC1_PB[91]	ISRC1_PB[90]	ISRC1_PB[89]	ISRC1_PB[88]
0x98	0x00	ISRC1_PB_0_13	r	ISRC1_PB[103]	ISRC1_PB[102]	ISRC1_PB[101]	ISRC1_PB[100]	ISRC1_PB[99]	ISRC1_PB[98]	ISRC1_PB[97]	ISRC1_PB[96]
0x99	0x00	ISRC1_PB_0_14	r	ISRC1_PB[111]	ISRC1_PB[110]	ISRC1_PB[109]	ISRC1_PB[108]	ISRC1_PB[107]	ISRC1_PB[106]	ISRC1_PB[105]	ISRC1_PB[104]
0x9A	0x00	ISRC1_PB_0_15	r	ISRC1_PB[119]	ISRC1_PB[118]	ISRC1_PB[117]	ISRC1_PB[116]	ISRC1_PB[115]	ISRC1_PB[114]	ISRC1_PB[113]	ISRC1_PB[112]
0x9B	0x00	ISRC1_PB_0_16	r	ISRC1_PB[127]	ISRC1_PB[126]	ISRC1_PB[125]	ISRC1_PB[124]	ISRC1_PB[123]	ISRC1_PB[122]	ISRC1_PB[121]	ISRC1_PB[120]
0x9C	0x00	ISRC1_PB_0_17	r	ISRC1_PB[135]	ISRC1_PB[134]	ISRC1_PB[133]	ISRC1_PB[132]	ISRC1_PB[131]	ISRC1_PB[130]	ISRC1_PB[129]	ISRC1_PB[128]
0x9D	0x00	ISRC1_PB_0_18	r	ISRC1_PB[143]	ISRC1_PB[142]	ISRC1_PB[141]	ISRC1_PB[140]	ISRC1_PB[139]	ISRC1_PB[138]	ISRC1_PB[137]	ISRC1_PB[136]
0x9E	0x00	ISRC1_PB_0_19	r	ISRC1_PB[151]	ISRC1_PB[150]	ISRC1_PB[149]	ISRC1_PB[148]	ISRC1_PB[147]	ISRC1_PB[146]	ISRC1_PB[145]	ISRC1_PB[144]
0x9F	0x00	ISRC1_PB_0_20	r	ISRC1_PB[159]	ISRC1_PB[158]	ISRC1_PB[157]	ISRC1_PB[156]	ISRC1_PB[155]	ISRC1_PB[154]	ISRC1_PB[153]	ISRC1_PB[152]
0xA0	0x00	ISRC1_PB_0_21	r	ISRC1_PB[167]	ISRC1_PB[166]	ISRC1_PB[165]	ISRC1_PB[164]	ISRC1_PB[163]	ISRC1_PB[162]	ISRC1_PB[161]	ISRC1_PB[160]
0xA1	0x00	ISRC1_PB_0_22	r	ISRC1_PB[175]	ISRC1_PB[174]	ISRC1_PB[173]	ISRC1_PB[172]	ISRC1_PB[171]	ISRC1_PB[170]	ISRC1_PB[169]	ISRC1_PB[168]
0xA2	0x00	ISRC1_PB_0_23	r	ISRC1_PB[183]	ISRC1_PB[182]	ISRC1_PB[181]	ISRC1_PB[180]	ISRC1_PB[179]	ISRC1_PB[178]	ISRC1_PB[177]	ISRC1_PB[176]
0xA3	0x00	ISRC1_PB_0_24	r	ISRC1_PB[191]	ISRC1_PB[190]	ISRC1_PB[189]	ISRC1_PB[188]	ISRC1_PB[187]	ISRC1_PB[186]	ISRC1_PB[185]	ISRC1_PB[184]
0xA4	0x00	ISRC1_PB_0_25	r	ISRC1_PB[199] ISRC1_PB[207]	ISRC1_PB[198] ISRC1_PB[206]	ISRC1_PB[197] ISRC1_PB[205]	ISRC1_PB[196] ISRC1_PB[204]	ISRC1_PB[195] ISRC1_PB[203]	ISRC1_PB[194] ISRC1_PB[202]	ISRC1_PB[193] ISRC1_PB[201]	ISRC1_PB[192] ISRC1_PB[200]
0xA5 0xA6	0x00	ISRC1_PB_0_26		ISRC1_PB[207] ISRC1_PB[215]	ISRC1_PB[206]	ISRC1_PB[205]		ISRC1_PB[203] ISRC1_PB[211]			ISRC1_PB[200] ISRC1_PB[208]
0xA6	0x00 0x00	ISRC1_PB_0_27 ISRC1_PB_0_28	r r	ISRC1_PB[213] ISRC1_PB[223]	ISRC1_PB[214]	ISRC1_PB[213] ISRC1_PB[221]	ISRC1_PB[212] ISRC1_PB[220]	ISRC1_PB[211]	ISRC1_PB[210] ISRC1_PB[218]	ISRC1_PB[209] ISRC1_PB[217]	ISRC1_PB[208] ISRC1_PB[216]
0xA7 0xA8	0x00	ISRC1_PB_0_28 ISRC2_PB_0_1	r	ISRC1_PB[223] ISRC2_PB[7]	ISRC1_PB[222]	ISRC1_PB[221] ISRC2_PB[5]	ISRC1_PB[220]	ISRC1_PB[219]	ISRC1_PB[218]	ISRC1_PB[217] ISRC2 PB[1]	ISRC1_PB[216]
0xA6	0x00	ISRC2_PB_0_1	r	ISRC2_PB[15]	ISRC2_PB[14]	ISRC2_PB[3]	ISRC2_PB[12]	ISRC2_PB[11]	ISRC2_PB[10]	ISRC2_PB[9]	ISRC2_PB[8]
0xA9 0xAA	0x00	ISRC2_PB_0_2 ISRC2_PB_0_3	r	ISRC2_PB[13]	ISRC2_PB[14]	ISRC2_PB[13]	ISRC2_PB[12]	ISRC2_PB[11]	ISRC2_PB[10]	ISRC2_PB[9]	ISRC2_PB[16]
0xAA 0xAB	0x00	ISRC2_PB_0_3 ISRC2_PB_0_4	r	ISRC2_PB[23]	ISRC2_PB[30]	ISRC2_PB[21]	ISRC2_PB[20]	ISRC2_PB[19]	ISRC2_PB[18]	ISRC2_PB[17]	ISRC2_PB[16]
0xAC	0x00	ISRC2_PB_0_4 ISRC2_PB_0_5	r	ISRC2_PB[39]	ISRC2_PB[38]	ISRC2_PB[37]	ISRC2_PB[36]	ISRC2_PB[35]	ISRC2_PB[34]	ISRC2_PB[33]	ISRC2_PB[32]
UXAC	UXUU	130/67_40_0_2	ſ	13NC2_PD[39]	ISNCZ_PD[38]	IDNCZ_PD[3/]	IDNCZ_PD[30]	IDNCZ_PD[33]	I3NC2_PD[34]	IDNCZ_PD[33]	IDNCZ_PD[3Z]

Infoframe								Register Map			
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xAD	0x00	ISRC2_PB_0_6	r	ISRC2_PB[47]	ISRC2_PB[46]	ISRC2_PB[45]	ISRC2_PB[44]	ISRC2_PB[43]	ISRC2_PB[42]	ISRC2_PB[41]	ISRC2_PB[40]
0xAE	0x00	ISRC2_PB_0_7	r	ISRC2_PB[55]	ISRC2_PB[54]	ISRC2_PB[53]	ISRC2_PB[52]	ISRC2_PB[51]	ISRC2_PB[50]	ISRC2_PB[49]	ISRC2_PB[48]
0xAF	0x00	ISRC2_PB_0_8	r	ISRC2_PB[63]	ISRC2_PB[62]	ISRC2_PB[61]	ISRC2_PB[60]	ISRC2_PB[59]	ISRC2_PB[58]	ISRC2_PB[57]	ISRC2_PB[56]
0xB0	0x00	ISRC2_PB_0_9	r	ISRC2_PB[71]	ISRC2_PB[70]	ISRC2_PB[69]	ISRC2_PB[68]	ISRC2_PB[67]	ISRC2_PB[66]	ISRC2_PB[65]	ISRC2_PB[64]
0xB1	0x00	ISRC2_PB_0_10	r	ISRC2_PB[79]	ISRC2_PB[78]	ISRC2_PB[77]	ISRC2_PB[76]	ISRC2_PB[75]	ISRC2_PB[74]	ISRC2_PB[73]	ISRC2_PB[72]
0xB2	0x00	ISRC2_PB_0_11	r	ISRC2_PB[87]	ISRC2_PB[86]	ISRC2_PB[85]	ISRC2_PB[84]	ISRC2_PB[83]	ISRC2_PB[82]	ISRC2_PB[81]	ISRC2_PB[80]
0xB3	0x00	ISRC2_PB_0_12	r	ISRC2_PB[95]	ISRC2_PB[94]	ISRC2_PB[93]	ISRC2_PB[92]	ISRC2_PB[91]	ISRC2_PB[90]	ISRC2_PB[89]	ISRC2_PB[88]
0xB4	0x00	ISRC2_PB_0_13	r	ISRC2_PB[103]	ISRC2_PB[102]	ISRC2_PB[101]	ISRC2_PB[100]	ISRC2_PB[99]	ISRC2_PB[98]	ISRC2_PB[97]	ISRC2_PB[96]
0xB5	0x00	ISRC2_PB_0_14	r	ISRC2_PB[111]	ISRC2_PB[110]	ISRC2_PB[109]	ISRC2_PB[108]	ISRC2_PB[107]	ISRC2_PB[106]	ISRC2_PB[105]	ISRC2_PB[104]
0xB6	0x00	ISRC2_PB_0_15	r	ISRC2_PB[119]	ISRC2_PB[118]	ISRC2_PB[117]	ISRC2_PB[116]	ISRC2_PB[115]	ISRC2_PB[114]	ISRC2_PB[113]	ISRC2_PB[112]
0xB7	0x00	ISRC2_PB_0_16	r	ISRC2_PB[127]	ISRC2_PB[126]	ISRC2_PB[125]	ISRC2_PB[124]	ISRC2_PB[123]	ISRC2_PB[122]	ISRC2_PB[121]	ISRC2_PB[120]
0xB8	0x00	ISRC2_PB_0_17	r	ISRC2_PB[135]	ISRC2_PB[134]	ISRC2_PB[133]	ISRC2_PB[132]	ISRC2_PB[131]	ISRC2_PB[130]	ISRC2_PB[129]	ISRC2_PB[128]
0xB9	0x00	ISRC2_PB_0_18	r	ISRC2_PB[143]	ISRC2_PB[142]	ISRC2_PB[141]	ISRC2_PB[140]	ISRC2_PB[139]	ISRC2_PB[138]	ISRC2_PB[137]	ISRC2_PB[136]
0xBA	0x00	ISRC2_PB_0_19	r	ISRC2_PB[151]	ISRC2_PB[150]	ISRC2_PB[149]	ISRC2_PB[148]	ISRC2_PB[147]	ISRC2_PB[146]	ISRC2_PB[145]	ISRC2_PB[144]
0xBB	0x00	ISRC2_PB_0_20	r	ISRC2_PB[159]	ISRC2_PB[158]	ISRC2_PB[157]	ISRC2_PB[156]	ISRC2_PB[155]	ISRC2_PB[154]	ISRC2_PB[153]	ISRC2_PB[152]
0xBC	0x00	ISRC2_PB_0_21	r	ISRC2_PB[167]	ISRC2_PB[166]	ISRC2_PB[165]	ISRC2_PB[164]	ISRC2_PB[163]	ISRC2_PB[162]	ISRC2_PB[161]	ISRC2_PB[160]
0xBD	0x00	ISRC2_PB_0_22	r	ISRC2_PB[175]	ISRC2_PB[174]	ISRC2_PB[173]	ISRC2_PB[172]	ISRC2_PB[171]	ISRC2_PB[170]	ISRC2_PB[169]	ISRC2_PB[168]
0xBE	0x00	ISRC2_PB_0_23	r	ISRC2_PB[183]	ISRC2_PB[182]	ISRC2_PB[181]	ISRC2_PB[180]	ISRC2_PB[179]	ISRC2_PB[178]	ISRC2_PB[177]	ISRC2_PB[176]
0xBF	0x00	ISRC2_PB_0_24	r	ISRC2_PB[191]	ISRC2_PB[190]	ISRC2_PB[189]	ISRC2_PB[188]	ISRC2_PB[187]	ISRC2_PB[186]	ISRC2_PB[185]	ISRC2_PB[184]
0xC0	0x00	ISRC2_PB_0_25	r	ISRC2_PB[199]	ISRC2_PB[198]	ISRC2_PB[197]	ISRC2_PB[196]	ISRC2_PB[195]	ISRC2_PB[194]	ISRC2_PB[193]	ISRC2_PB[192]
0xC1	0x00	ISRC2_PB_0_26	r	ISRC2_PB[207]	ISRC2_PB[206]	ISRC2_PB[205]	ISRC2_PB[204]	ISRC2_PB[203]	ISRC2_PB[202]	ISRC2_PB[201]	ISRC2_PB[200]
0xC2	0x00	ISRC2_PB_0_27	r	ISRC2_PB[215]	ISRC2_PB[214]	ISRC2_PB[213]	ISRC2_PB[212]	ISRC2_PB[211]	ISRC2_PB[210]	ISRC2_PB[209]	ISRC2_PB[208]
0xC3	0x00	ISRC2_PB_0_28	r	ISRC2_PB[223]	ISRC2_PB[222]	ISRC2_PB[221]	ISRC2_PB[220]	ISRC2_PB[219]	ISRC2_PB[218]	ISRC2_PB[217]	ISRC2_PB[216]
0xC4	0x00	GAMUT_MDATA_P B_0_1	r	GBD[7]	GBD[6]	GBD[5]	GBD[4]	GBD[3]	GBD[2]	GBD[1]	GBD[0]
0xC5	0x00	GAMUT_MDATA_P B_0_2	r	GBD[15]	GBD[14]	GBD[13]	GBD[12]	GBD[11]	GBD[10]	GBD[9]	GBD[8]
0xC6	0x00	GAMUT_MDATA_P B_0_3	r	GBD[23]	GBD[22]	GBD[21]	GBD[20]	GBD[19]	GBD[18]	GBD[17]	GBD[16]
0xC7	0x00	GAMUT_MDATA_P B_0_4	r	GBD[31]	GBD[30]	GBD[29]	GBD[28]	GBD[27]	GBD[26]	GBD[25]	GBD[24]
0xC8	0x00	GAMUT_MDATA_P B_0_5	r	GBD[39]	GBD[38]	GBD[37]	GBD[36]	GBD[35]	GBD[34]	GBD[33]	GBD[32]
0xC9	0x00	GAMUT_MDATA_P B_0_6	r	GBD[47]	GBD[46]	GBD[45]	GBD[44]	GBD[43]	GBD[42]	GBD[41]	GBD[40]
0xCA	0x00	GAMUT_MDATA_P B_0_7	r	GBD[55]	GBD[54]	GBD[53]	GBD[52]	GBD[51]	GBD[50]	GBD[49]	GBD[48]
0xCB	0x00	GAMUT_MDATA_P B_0_8	r	GBD[63]	GBD[62]	GBD[61]	GBD[60]	GBD[59]	GBD[58]	GBD[57]	GBD[56]
0xCC	0x00	GAMUT_MDATA_P B_0_9	r	GBD[71]	GBD[70]	GBD[69]	GBD[68]	GBD[67]	GBD[66]	GBD[65]	GBD[64]
0xCD	0x00	GAMUT_MDATA_P B_0_10	r	GBD[79]	GBD[78]	GBD[77]	GBD[76]	GBD[75]	GBD[74]	GBD[73]	GBD[72]
0xCE	0x00	GAMUT_MDATA_P B_0_11	r	GBD[87]	GBD[86]	GBD[85]	GBD[84]	GBD[83]	GBD[82]	GBD[81]	GBD[80]

Infofra	me									Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xCF	0x00	GAMUT_MDATA_P B_0_12	r	GBD[95]	GBD[94]	GBD[93]	GBD[92]	GBD[91]	GBD[90]	GBD[89]	GBD[88]
0xD0	0x00	GAMUT_MDATA_P B_0_13	r	GBD[103]	GBD[102]	GBD[101]	GBD[100]	GBD[99]	GBD[98]	GBD[97]	GBD[96]
0xD1	0x00	GAMUT_MDATA_P B_0_14	r	GBD[111]	GBD[110]	GBD[109]	GBD[108]	GBD[107]	GBD[106]	GBD[105]	GBD[104]
0xD2	0x00	GAMUT_MDATA_P B_0_15	r	GBD[119]	GBD[118]	GBD[117]	GBD[116]	GBD[115]	GBD[114]	GBD[113]	GBD[112]
0xD3	0x00	GAMUT_MDATA_P B_0_16	r	GBD[127]	GBD[126]	GBD[125]	GBD[124]	GBD[123]	GBD[122]	GBD[121]	GBD[120]
0xD4	0x00	GAMUT_MDATA_P B_0_17	r	GBD[135]	GBD[134]	GBD[133]	GBD[132]	GBD[131]	GBD[130]	GBD[129]	GBD[128]
0xD5	0x00	GAMUT_MDATA_P B_0_18	r	GBD[143]	GBD[142]	GBD[141]	GBD[140]	GBD[139]	GBD[138]	GBD[137]	GBD[136]
0xD6	0x00	GAMUT_MDATA_P B_0_19	r	GBD[151]	GBD[150]	GBD[149]	GBD[148]	GBD[147]	GBD[146]	GBD[145]	GBD[144]
0xD7	0x00	GAMUT_MDATA_P B_0_20	r	GBD[159]	GBD[158]	GBD[157]	GBD[156]	GBD[155]	GBD[154]	GBD[153]	GBD[152]
0xD8	0x00	GAMUT_MDATA_P B_0_21	r	GBD[167]	GBD[166]	GBD[165]	GBD[164]	GBD[163]	GBD[162]	GBD[161]	GBD[160]
0xD9	0x00	GAMUT_MDATA_P B_0_22	r	GBD[175]	GBD[174]	GBD[173]	GBD[172]	GBD[171]	GBD[170]	GBD[169]	GBD[168]
0xDA	0x00	GAMUT_MDATA_P B_0_23	r	GBD[183]	GBD[182]	GBD[181]	GBD[180]	GBD[179]	GBD[178]	GBD[177]	GBD[176]
0xDB	0x00	GAMUT_MDATA_P B_0_24	r	GBD[191]	GBD[190]	GBD[189]	GBD[188]	GBD[187]	GBD[186]	GBD[185]	GBD[184]
0xDC	0x00	GAMUT_MDATA_P B_0_25	r	GBD[199]	GBD[198]	GBD[197]	GBD[196]	GBD[195]	GBD[194]	GBD[193]	GBD[192]
0xDD	0x00	GAMUT_MDATA_P B_0_26	r	GBD[207]	GBD[206]	GBD[205]	GBD[204]	GBD[203]	GBD[202]	GBD[201]	GBD[200]
0xDE	0x00	GAMUT_MDATA_P B_0_27	r	GBD[215]	GBD[214]	GBD[213]	GBD[212]	GBD[211]	GBD[210]	GBD[209]	GBD[208]
0xDF	0x00	GAMUT_MDATA_P B_0_28	r	GBD[223]	GBD[222]	GBD[221]	GBD[220]	GBD[219]	GBD[218]	GBD[217]	GBD[216]
0xE0	0x82	AVI_PACKET_ID	rw	AVI_PACKET_ID[7]	AVI_PACKET_ID[6]	AVI_PACKET_ID[5]	AVI_PACKET_ID[4]	AVI_PACKET_ID[3]	AVI_PACKET_ID[2]	AVI_PACKET_ID[1]	AVI_PACKET_ID[0]
0xE1	0x00	AVI_INF_VERS	r	AVI_INF_VERS[7]	AVI_INF_VERS[6]	AVI_INF_VERS[5]	AVI_INF_VERS[4]	AVI_INF_VERS[3]	AVI_INF_VERS[2]	AVI_INF_VERS[1]	AVI_INF_VERS[0]
0xE2	0x00	AVI_INF_LEN	r	AVI_INF_LEN[7]	AVI_INF_LEN[6]	AVI_INF_LEN[5]	AVI_INF_LEN[4]	AVI_INF_LEN[3]	AVI_INF_LEN[2]	AVI_INF_LEN[1]	AVI_INF_LEN[0]
0xE3	0x84	AUD_PACKET_ID	rw	AUD_PACKET_ID[7]	AUD_PACKET_ID[6]	AUD_PACKET_ID[5]	AUD_PACKET_ID[4]	AUD_PACKET_ID[3]	AUD_PACKET_ID[2]	AUD_PACKET_ID[1]	AUD_PACKET_ID[0]
0xE4	0x00	AUD_INF_VERS	r	AUD_INF_VERS[7]	AUD_INF_VERS[6]	AUD_INF_VERS[5]	AUD_INF_VERS[4]	AUD_INF_VERS[3]	AUD_INF_VERS[2]	AUD_INF_VERS[1]	AUD_INF_VERS[0]
0xE5	0x00	AUD_INF_LEN	r	AUD_INF_LEN[7]	AUD_INF_LEN[6]	AUD_INF_LEN[5]	AUD_INF_LEN[4]	AUD_INF_LEN[3]	AUD_INF_LEN[2]	AUD_INF_LEN[1]	AUD_INF_LEN[0]
0xE6	0x83	SPD_PACKET_ID	rw	SPD_PACKET_ID[7]	SPD_PACKET_ID[6]	SPD_PACKET_ID[5]	SPD_PACKET_ID[4]	SPD_PACKET_ID[3]	SPD_PACKET_ID[2]	SPD_PACKET_ID[1]	SPD_PACKET_ID[0]
0xE7	0x00	SPD_INF_VERS	r	SPD_INF_VERS[7]	SPD_INF_VERS[6]	SPD_INF_VERS[5]	SPD_INF_VERS[4]	SPD_INF_VERS[3]	SPD_INF_VERS[2]	SPD_INF_VERS[1]	SPD_INF_VERS[0]
0xE8	0x00	SPD_INF_LEN	r	SPD_INF_LEN[7]	SPD_INF_LEN[6]	SPD_INF_LEN[5]	SPD_INF_LEN[4]	SPD_INF_LEN[3]	SPD_INF_LEN[2]	SPD_INF_LEN[1]	SPD_INF_LEN[0]
0xE9	0x85	MS_PACKET_ID	rw	MS_PACKET_ID[7]	MS_PACKET_ID[6]	MS_PACKET_ID[5]	MS_PACKET_ID[4]	MS_PACKET_ID[3]	MS_PACKET_ID[2]	MS_PACKET_ID[1]	MS_PACKET_ID[0]

Infofra	nfoframe Register Map												
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0		
0xEA	0x00	MS_INF_VERS	r	MS_INF_VERS[7]	MS_INF_VERS[6]	MS_INF_VERS[5]	MS_INF_VERS[4]	MS_INF_VERS[3]	MS_INF_VERS[2]	MS_INF_VERS[1]	MS_INF_VERS[0]		
0xEB	0x00	MS_INF_LEN	r	MS_INF_LEN[7]	MS_INF_LEN[6]	MS_INF_LEN[5]	MS_INF_LEN[4]	MS_INF_LEN[3]	MS_INF_LEN[2]	MS_INF_LEN[1]	MS_INF_LEN[0]		
0xEC	0x81	VS_PACKET_ID	rw	VS_PACKET_ID[7]	VS_PACKET_ID[6]	VS_PACKET_ID[5]	VS_PACKET_ID[4]	VS_PACKET_ID[3]	VS_PACKET_ID[2]	VS_PACKET_ID[1]	VS_PACKET_ID[0]		
0xED	0x00	VS_INF_VERS	r	VS_INF_VERS[7]	VS_INF_VERS[6]	VS_INF_VERS[5]	VS_INF_VERS[4]	VS_INF_VERS[3]	VS_INF_VERS[2]	VS_INF_VERS[1]	VS_INF_VERS[0]		
0xEE	0x00	VS_INF_LEN	r	VS_INF_LEN[7]	VS_INF_LEN[6]	VS_INF_LEN[5]	VS_INF_LEN[4]	VS_INF_LEN[3]	VS_INF_LEN[2]	VS_INF_LEN[1]	VS_INF_LEN[0]		
0xEF	0x04	ACP_PACKET_ID	rw	ACP_PACKET_ID[7]	ACP_PACKET_ID[6	ACP_PACKET_ID[5	ACP_PACKET_ID[4]	ACP_PACKET_ID[3]	ACP_PACKET_ID[2]	ACP_PACKET_ID[1	ACP_PACKET_ID[0		
0xF0	0x00	ACP_TYPE	r	ACP_TYPE[7]	ACP_TYPE[6]	ACP_TYPE[5]	ACP_TYPE[4]	ACP_TYPE[3]	ACP_TYPE[2]	ACP_TYPE[1]	ACP_TYPE[0]		
0xF1	0x00	ACP_HEADER2	r	ACP_HEADER2[7]	ACP_HEADER2[6]	ACP_HEADER2[5]	ACP_HEADER2[4]	ACP_HEADER2[3]	ACP_HEADER2[2]	ACP_HEADER2[1]	ACP_HEADER2[0]		
0xF2	0x05	ISRC1 PACKET ID	rw	ISRC1_PACKET_ID[
UXFZ	0x05	ISNCI_PACKEI_ID	I VV	7]	6]	5]	4]	3]	2]	1]	0]		
0xF3	0x00	ISRC1_HEADER1	r	ISRC1_HEADER1[7	ISRC1_HEADER1[6	ISRC1_HEADER1[5	ISRC1_HEADER1[4	ISRC1_HEADER1[3	ISRC1_HEADER1[2	ISRC1_HEADER1[1	ISRC1_HEADER1[0]		
0xF4	0x00	ISRC1_HEADER2	r	ISRC1_HEADER2[7	ISRC1_HEADER2[6	ISRC1_HEADER2[5	ISRC1_HEADER2[4	ISRC1_HEADER2[3	ISRC1_HEADER2[2	ISRC1_HEADER2[1	ISRC1_HEADER2[0		
0xF5	0x06	ISRC2_PACKET_ID	rw	ISRC2_PACKET_ID[7]	ISRC2_PACKET_ID[6]	ISRC2_PACKET_ID[5]	ISRC2_PACKET_ID[4]	ISRC2_PACKET_ID[3]	ISRC2_PACKET_ID[2]	ISRC2_PACKET_ID[1]	ISRC2_PACKET_ID[0]		
0xF6	0x00	ISRC2_HEADER1	r	ISRC2_HEADER1[7	ISRC2_HEADER1[6	ISRC2_HEADER1[5	ISRC2_HEADER1[4]	ISRC2_HEADER1[3	ISRC2_HEADER1[2]	ISRC2_HEADER1[1]	ISRC2_HEADER1[0		
0xF7	0x00	ISRC2_HEADER2	r	ISRC2_HEADER2[7	ISRC2_HEADER2[6	ISRC2_HEADER2[5	ISRC2_HEADER2[4	ISRC2_HEADER2[3	ISRC2_HEADER2[2]	ISRC2_HEADER2[1	ISRC2_HEADER2[0		
0xF8	0x0A	GAMUT_PACKET_I D	rw	GAMUT_PACKET_I D[7]	GAMUT_PACKET_I D[6]	GAMUT_PACKET_I D[5]	GAMUT_PACKET_I D[4]	GAMUT_PACKET_I D[3]	GAMUT_PACKET_I D[2]	GAMUT_PACKET_I D[1]	GAMUT_PACKET_I D[0]		
0xF9	0x00	GAMUT_HEADER1	r	GAMUT_HEADER1 [7]	GAMUT_HEADER1 [6]	GAMUT_HEADER1 [5]	GAMUT_HEADER1 [4]	GAMUT_HEADER1 [3]	GAMUT_HEADER1 [2]	GAMUT_HEADER1 [1]	GAMUT_HEADER1 [0]		
0xFA	0x00	GAMUT_HEADER2	r	GAMUT_HEADER2 [7]	GAMUT_HEADER2 [6]	GAMUT_HEADER2 [5]	GAMUT_HEADER2 [4]	GAMUT_HEADER2 [3]	GAMUT_HEADER2 [2]	GAMUT_HEADER2 [1]	GAMUT_HEADER2 [0]		

CP **1.6 CP**

1.0	C .										
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x2A	0x00	DE_POS_CNTRL_5	rw	CP_START_VBI_R[11]	CP_START_VBI_R[10]	CP_START_VBI_R[9]	CP_START_VBI_R[8]	CP_START_VBI_R[7]	CP_START_VBI_R[6]	CP_START_VBI_R[5]	CP_START_VBI_R[4]
0x2B	0x00	DE_POS_CNTRL_6	rw	CP_START_VBI_R[3]	CP_START_VBI_R[2]	CP_START_VBI_R[1]	CP_START_VBI_R[0]	CP_END_VBI_R[11]	CP_END_VBI_R[10	CP_END_VBI_R[9]	CP_END_VBI_R[8]
0x2C	0x00	DE_POS_CNTRL_7	rw	CP_END_VBI_R[7]	CP_END_VBI_R[6]	CP_END_VBI_R[5]	CP_END_VBI_R[4]	CP_END_VBI_R[3]	CP_END_VBI_R[2]	CP_END_VBI_R[1]	CP_END_VBI_R[0]
0x2D	0x00	DE_POS_CNTRL_8	rw	CP_START_VBI_EV EN_R[11]	CP_START_VBI_EV EN_R[10]	CP_START_VBI_EV EN_R[9]	CP_START_VBI_EV EN_R[8]	CP_START_VBI_EV EN_R[7]	CP_START_VBI_EV EN_R[6]	CP_START_VBI_EV EN_R[5]	CP_START_VBI_EV EN_R[4]
0x2E	0x00	DE_POS_CNTRL_9	rw	CP_START_VBI_EV EN_R[3]	CP_START_VBI_EV EN_R[2]	CP_START_VBI_EV EN_R[1]	CP_START_VBI_EV EN_R[0]	CP_END_VBI_EVE N_R[11]	CP_END_VBI_EVE N_R[10]	CP_END_VBI_EVE N_R[9]	CP_END_VBI_EVE N_R[8]
0x2F	0x00	DE_POS_CNTRL_1 0	rw	CP_END_VBI_EVE N_R[7]	CP_END_VBI_EVE N_R[6]	CP_END_VBI_EVE N_R[5]	CP_END_VBI_EVE N_R[4]	CP_END_VBI_EVE N_R[3]	CP_END_VBI_EVE N_R[2]	CP_END_VBI_EVE N_R[1]	CP_END_VBI_EVE N_R[0]
0x30	0x00	DE_POS_ADJ_1	rw	DE_V_START_R[3]	DE_V_START_R[2]	DE_V_START_R[1]	DE_V_START_R[0]	DE_V_END_R[3]	DE_V_END_R[2]	DE_V_END_R[1]	DE_V_END_R[0]
0x31	0x00	DE_POS_ADJ_2	rw	DE_V_START_EVE N_R[3]	DE_V_START_EVE N_R[2]	DE_V_START_EVE N_R[1]	DE_V_START_EVE N_R[0]	DE_V_END_EVEN_ R[3]	DE_V_END_EVEN_ R[2]	DE_V_END_EVEN_ R[1]	DE_V_END_EVEN_ R[0]
0x36	0x00	BIT_REDUCTION_ DITHER	rw	-	-	-	-	-	-	-	TEN_TO_EIGHT_C ONV
0x3A	0x80	CONTRAST_CNTRL	rw	CP_CONTRAST[7]	CP_CONTRAST[6]	CP_CONTRAST[5]	CP_CONTRAST[4]	CP_CONTRAST[3]	CP_CONTRAST[2]	CP_CONTRAST[1]	CP_CONTRAST[0]
0x3B	0x80	SATURATION_CNT RL	rw	CP_SATURATION[7	CP_SATURATION[6	CP_SATURATION[5	CP_SATURATION[4	CP_SATURATION[3	CP_SATURATION[2	CP_SATURATION[1	CP_SATURATION[0
0x3C	0x00	BRIGHTNESS_CNT RL	rw	CP_BRIGHTNESS[7	CP_BRIGHTNESS[6	CP_BRIGHTNESS[5	CP_BRIGHTNESS[4	CP_BRIGHTNESS[3	CP_BRIGHTNESS[2	CP_BRIGHTNESS[1	CP_BRIGHTNESS[0
0x3D	0x00	HUE_CNTRL	rw	CP_HUE[7]	CP_HUE[6]	CP_HUE[5]	CP_HUE[4]	CP_HUE[3]	CP_HUE[2]	CP_HUE[1]	CP_HUE[0]
0x3E	0x00		rw	VID_ADJ_EN	-	CP_UV_ALIGN_SE L[1]	CP_UV_ALIGN_SE L[0]	CP_UV_DVAL_INV	CP_MODE_GAIN_ ADJ_EN	ALT_SAT_UV_MAN	ALT_SAT_UV
0x40	0x5C	CP_PRE_GAIN_CN TRL	rw	CP_MODE_GAIN_ ADJ[7]	CP_MODE_GAIN_ ADJ[6]	CP_MODE_GAIN_ ADJ[5]	CP_MODE_GAIN_ ADJ[4]	CP_MODE_GAIN_ ADJ[3]	CP_MODE_GAIN_ ADJ[2]	CP_MODE_GAIN_ ADJ[1]	CP_MODE_GAIN_ ADJ[0]
0x52	0x40	CSC_COEFFS_1	rw	CSC_SCALE[1]	CSC_SCALE[0]	-	A4[12]	A4[11]	A4[10]	A4[9]	A4[8]
0x53	0x00	CSC_COEFFS_2	rw	A4[7]	A4[6]	A4[5]	A4[4]	A4[3]	A4[2]	A4[1]	A4[0]
0x54	0x00	CSC_COEFFS_3	rw	-	A3[12]	A3[11]	A3[10]	A3[9]	A3[8]	A3[7]	A3[6]
0x55	0x00	CSC_COEFFS_4	rw	A3[5]	A3[4]	A3[3]	A3[2]	A3[1]	A3[0]	A2[12]	A2[11]
0x56	0x00	CSC_COEFFS_5	rw	A2[10]	A2[9]	A2[8]	A2[7]	A2[6]	A2[5]	A2[4]	A2[3]
0x57	0x08	CSC_COEFFS_6	rw	A2[2]	A2[1]	A2[0]	A1[12]	A1[11]	A1[10]	A1[9]	A1[8]
0x58	0x00	CSC_COEFFS_7	rw	A1[7]	A1[6]	A1[5]	A1[4]	A1[3]	A1[2]	A1[1]	A1[0]
0x59	0x00	CSC_COEFFS_8	rw	- DAI71	- DAIG1	- DAIE1	B4[12]	B4[11]	B4[10]	B4[9]	B4[8]
0x5A 0x5B	0x00 0x00	CSC_COEFFS_9	rw	B4[7] -	B4[6]	B4[5] B3[11]	B4[4]	B4[3]	B4[2] B3[8]	B4[1] B3[7]	B4[0]
0x5B 0x5C	0x00	CSC_COEFFS_10 CSC_COEFFS_11	rw rw	B3[5]	B3[12] B3[4]	B3[1] B3[3]	B3[10] B3[2]	B3[9] B3[1]	B3[8]	B3[7] B2[12]	B3[6] B2[11]
0x5C	0x00	CSC_COEFFS_11	rw	B2[10]	B2[9]	B2[8]	B2[7]	B2[6]	B2[5]	B2[12] B2[4]	B2[3]
0x5E	0x00	CSC_COEFFS_12	rw	B2[10] B2[2]	B2[9] B2[1]	B2[0]	B1[12]	B1[11]	B1[10]	B1[9]	B1[8]
0x5E 0x5F	0x00	CSC_COEFFS_14	rw	B1[7]	B1[6]	B1[5]	B1[4]	B1[3]	B1[0] B1[2]	B1[1]	B1[0]
0x50	0x00	CSC_COEFFS_15	rw	- DI[/]	- DT[0]	-	C4[12]	C4[11]	C4[10]	C4[9]	C4[8]
0x61	0x00	CSC_COEFFS_16	rw	C4[7]	C4[6]	C4[5]	C4[4]	C4[3]	C4[2]	C4[1]	C4[0]
0x62	0x20	CSC_COEFFS_17	rw	-	C3[12]	C3[11]	C3[10]	C3[9]	C3[8]	C3[7]	C3[6]
0x63	0x00	CSC_COEFFS_18	rw	C3[5]	C3[4]	C3[3]	C3[2]	C3[1]	C3[0]	C2[12]	C2[11]
						L- 4					

СР										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x64	0x00	CSC_COEFFS_19	rw	C2[10]	C2[9]	C2[8]	C2[7]	C2[6]	C2[5]	C2[4]	C2[3]
0x65	0x00	CSC_COEFFS_20	rw	C2[2]	C2[1]	C2[0]	C1[12]	C1[11]	C1[10]	C1[9]	C1[8]
0x66	0x00	CSC_COEFFS_21	rw	C1[7]	C1[6]	C1[5]	C1[4]	C1[3]	C1[2]	C1[1]	C1[0]
0x68	0xF0	CSC_DECIM_CNTR L	rw	CSC_COEFF_SEL[3	CSC_COEFF_SEL[2	CSC_COEFF_SEL[1	CSC_COEFF_SEL[0	-	-	-	-
0x69	0x04		rw	-	-	-	MAN_CP_CSC_EN	-	-	-	-
0x77	0xFF	OFFSET_CNTRL_1	rw	CP_PREC[1]	CP_PREC[0]	-	-	-	-	-	-
0x7B	0x05	AVCODE_CNTRL	rw	AV_INV_F	AV_INV_V	-	-	-	AV_POS_SEL	-	DE_WITH_AVCOD E
0x7C	0xC0	SYNC_CNTRL_1	rw	CP_INV_HS	CP_INV_VS	-	CP_INV_DE	START_HS[9]	START_HS[8]	END_HS[9]	END_HS[8]
0x7D	0x00	SYNC_CNTRL_2	rw	END_HS[7]	END_HS[6]	END_HS[5]	END_HS[4]	END_HS[3]	END_HS[2]	END_HS[1]	END_HS[0]
0x7E	0x00	SYNC_CNTRL_3	rw	START_HS[7]	START_HS[6]	START_HS[5]	START_HS[4]	START_HS[3]	START_HS[2]	START_HS[1]	START_HS[0]
0x7F	0x00	SYNC_CNTRL_4	rw	START_VS[3]	START_VS[2]	START_VS[1]	START_VS[0]	END_VS[3]	END_VS[2]	END_VS[1]	END_VS[0]
0x80	0x00	SYNC_CNTRL_5	rw	START_FE[3]	START_FE[2]	START_FE[1]	START_FE[0]	START_FO[3]	START_FO[2]	START_FO[1]	START_FO[0]
0x86	0x0B	SYNC_DET_CNTRL _CH1_3	rw	-	-	-	-	-	CH1_TRIG_STDI	CH1_STDI_CONT	-
0x88	0x00	DE_POS_ADJ_3	rw	DE_V_START_EVE N[3]	DE_V_START_EVE N[2]	DE_V_START_EVE N[1]	DE_V_START_EVE N[0]	DE_V_END_EVEN[3]	DE_V_END_EVEN[2]	DE_V_END_EVEN[1]	DE_V_END_EVEN[0]
0x89	0x00	SYNC_CNTRL_6	rw	START_VS_EVEN[3	START_VS_EVEN[2	START_VS_EVEN[1]	START_VS_EVEN[0]	END_VS_EVEN[3]	END_VS_EVEN[2]	END_VS_EVEN[1]	END_VS_EVEN[0]
0x8B	0x40	DE_POS_ADJ_4	rw	-	=	-	=	DE_H_START[9]	DE_H_START[8]	DE_H_END[9]	DE_H_END[8]
0x8C	0x00	DE_POS_ADJ_5	rw	DE_H_END[7]	DE_H_END[6]	DE_H_END[5]	DE_H_END[4]	DE_H_END[3]	DE_H_END[2]	DE_H_END[1]	DE_H_END[0]
0x8D	0x00	DE_POS_ADJ_6	rw	DE_H_START[7]	DE_H_START[6]	DE_H_START[5]	DE_H_START[4]	DE_H_START[3]	DE_H_START[2]	DE_H_START[1]	DE_H_START[0]
0x8E	0x00	DE_POS_ADJ_7	rw	DE_V_START[3]	DE_V_START[2]	DE_V_START[1]	DE_V_START[0]	DE_V_END[3]	DE_V_END[2]	DE_V_END[1]	DE_V_END[0]
0x8F	0x40	SYNC_DET_CNTRL _CH1_4_1	rw	-	-	-	-	-	CH1_FR_LL[10]	CH1_FR_LL[9]	CH1_FR_LL[8]
0x90	0x00	SYNC_DET_CNTRL _CH1_4_2	rw	CH1_FR_LL[7]	CH1_FR_LL[6]	CH1_FR_LL[5]	CH1_FR_LL[4]	CH1_FR_LL[3]	CH1_FR_LL[2]	CH1_FR_LL[1]	CH1_FR_LL[0]
0x91	0x40		rw	ı	INTERLACED	ī	-	ī	ı	ı	-
0xA3	0x00	SYNC_DET_CNTRL _CH1_RB_1	r	-	-	-	-	CH1_LCF[11]	CH1_LCF[10]	CH1_LCF[9]	CH1_LCF[8]
0xA4	0x00	SYNC_DET_CNTRL _CH1_RB_2	r	CH1_LCF[7]	CH1_LCF[6]	CH1_LCF[5]	CH1_LCF[4]	CH1_LCF[3]	CH1_LCF[2]	CH1_LCF[1]	CH1_LCF[0]
0xAB	0x00	SYNC_DET_CNTRL _CH1_4	rw	CP_LCOUNT_MAX [11]	CP_LCOUNT_MAX [10]	CP_LCOUNT_MAX [9]	CP_LCOUNT_MAX [8]	CP_LCOUNT_MAX [7]	CP_LCOUNT_MAX [6]	CP_LCOUNT_MAX [5]	CP_LCOUNT_MAX [4]
0xAC	0x00	SYNC_DET_CNTRL _CH1_5	rw	CP_LCOUNT_MAX [3]	CP_LCOUNT_MAX [2]	CP_LCOUNT_MAX [1]	CP_LCOUNT_MAX [0]	-	-	-	-
0xB1	0x00	SYNC_DET_CNTRL _CH1_RB_3	r	CH1_STDI_DVALID	CH1_STDI_INTLCD	CH1_BL[13]	CH1_BL[12]	CH1_BL[11]	CH1_BL[10]	CH1_BL[9]	CH1_BL[8]
0xB2	0x00	SYNC_DET_CNTRL _CH1_RB_4	r	CH1_BL[7]	CH1_BL[6]	CH1_BL[5]	CH1_BL[4]	CH1_BL[3]	CH1_BL[2]	CH1_BL[1]	CH1_BL[0]
0xB3	0x00	SYNC_DET_CNTRL _CH1_RB_5	r	CH1_LCVS[4]	CH1_LCVS[3]	CH1_LCVS[2]	CH1_LCVS[1]	CH1_LCVS[0]	-	-	-
0xB8	0x00	SYNC_DET_CNTRL _CH1_RB_6_1	r	-	-	-	CH1_FCL[12]	CH1_FCL[11]	CH1_FCL[10]	CH1_FCL[9]	CH1_FCL[8]

CP										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xB9	0x00	SYNC_DET_CNTRL _CH1_RB_6_2	r	CH1_FCL[7]	CH1_FCL[6]	CH1_FCL[5]	CH1_FCL[4]	CH1_FCL[3]	CH1_FCL[2]	CH1_FCL[1]	CH1_FCL[0]
0xBA	0x01	HDMI_CP_CNTRL_ 1	rw	-	-	-	-	-	-	HDMI_FRUN_MO DE	HDMI_FRUN_EN
0xBE	0x00		rw	DLY_A	DLY_B	DLY_C	-	-	-	HCOUNT_ALIGN_ ADJ[4]	HCOUNT_ALIGN_ ADJ[3]
0xBF	0x12	FR_COLOR_SEL_1	rw	HCOUNT_ALIGN_ ADJ[2]	HCOUNT_ALIGN_ ADJ[1]	HCOUNT_ALIGN_ ADJ[0]	-	-	CP_DEF_COL_MA N_VAL	CP_DEF_COL_AUT O	CP_FORCE_FREER UN
0xC0	0x00	FR_COLOR_SEL_2	rw	DEF_COL_CHA[7]	DEF_COL_CHA[6]	DEF_COL_CHA[5]	DEF_COL_CHA[4]	DEF_COL_CHA[3]	DEF_COL_CHA[2]	DEF_COL_CHA[1]	DEF_COL_CHA[0]
0xC1	0x00	FR_COLOR_SEL_3	rw	DEF_COL_CHB[7]	DEF_COL_CHB[6]	DEF_COL_CHB[5]	DEF_COL_CHB[4]	DEF_COL_CHB[3]	DEF_COL_CHB[2]	DEF_COL_CHB[1]	DEF_COL_CHB[0]
0xC2	0x00	FR_COLOR_SEL_4	rw	DEF_COL_CHC[7]	DEF_COL_CHC[6]	DEF_COL_CHC[5]	DEF_COL_CHC[4]	DEF_COL_CHC[3]	DEF_COL_CHC[2]	DEF_COL_CHC[1]	DEF_COL_CHC[0]
0xC9	0x2C	CLMP_POS_CNTR L_4	rw	-	-	-	-	-	SWAP_SPLIT_AV	-	DIS_AUTO_PARA M_BUFF
0xCB	0x60	HDMI_CP_CNTRL_ 2	rw	-	-	-	-	-	-	HDMI_CP_LOCK_T HRESHOLD[1]	HDMI_CP_LOCK_T HRESHOLD[0]
0xE0	0x00		r	-	HDMI_CP_AUTOP ARM_LOCKED	HDMI_AUTOPARM _STS[1]	HDMI_AUTOPARM _STS[0]	-	-	-	-
0xF2	0x04	CP_REG_F2	rw	-	-	-	-	-	CRC_ENABLE	=	-
0xF3	0xD4	SYNC_DET_CNTRL _CH1_6	rw	-	-	CH1_FL_FR_THRE SHOLD[2]	CH1_FL_FR_THRE SHOLD[1]	CH1_FL_FR_THRE SHOLD[0]	CH1_F_RUN_THR[2]	CH1_F_RUN_THR[1]	CH1_F_RUN_THR[0]
0xF4	0x00	CSC_COEFF_SEL_	r	CSC_COEFF_SEL_ RB[3]	CSC_COEFF_SEL_ RB[2]	CSC_COEFF_SEL_ RR[1]	CSC_COEFF_SEL_ RB[0]	-	-	-	-

RB[1]

-

RB[0]

CP_FREE_RUN

BYPASS_STDI1_LO

CKING

-

Rev. A 28

RB[3]

-

rw

r

RB[2]

-

RB

CP_REG_FF

0x00

0x00

0xF5

0xFF

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0000	UXUU		I VV	HEADER[7]	HEADER[6]	HEADER[5]	HEADER[4]	HEADER[3]	HEADER[2]	HEADER[1]	HEADER[0]
0x01	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0001	UXUU		I VV	DATA0[7]	DATA0[6]	DATA0[5]	DATA0[4]	DATA0[3]	DATA0[2]	DATA0[1]	DATA0[0]
0x02	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0.02	0,000		I VV	DATA1[7]	DATA1[6]	DATA1[5]	DATA1[4]	DATA1[3]	DATA1[2]	DATA1[1]	DATA1[0]
0x03	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0.003	0,000		I VV	DATA2[7]	DATA2[6]	DATA2[5]	DATA2[4]	DATA2[3]	DATA2[2]	DATA2[1]	DATA2[0]
0x04	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0.04	0,000		1 00	DATA3[7]	DATA3[6]	DATA3[5]	DATA3[4]	DATA3[3]	DATA3[2]	DATA3[1]	DATA3[0]
0x05	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
	0,000		1 00	DATA4[7]	DATA4[6]	DATA4[5]	DATA4[4]	DATA4[3]	DATA4[2]	DATA4[1]	DATA4[0]
0x06	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0,00	0,000		1 00	DATA5[7]	DATA5[6]	DATA5[5]	DATA5[4]	DATA5[3]	DATA5[2]	DATA5[1]	DATA5[0]
0x07	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
	0,000		1 00	DATA6[7]	DATA6[6]	DATA6[5]	DATA6[4]	DATA6[3]	DATA6[2]	DATA6[1]	DATA6[0]
0x08	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0,00	0,000		1 00	DATA7[7]	DATA7[6]	DATA7[5]	DATA7[4]	DATA7[3]	DATA7[2]	DATA7[1]	DATA7[0]
0x09	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0,000	0,000		1 00	DATA8[7]	DATA8[6]	DATA8[5]	DATA8[4]	DATA8[3]	DATA8[2]	DATA8[1]	DATA8[0]
0x0A	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0,0,0,1	0,000		1 00	DATA9[7]	DATA9[6]	DATA9[5]	DATA9[4]	DATA9[3]	DATA9[2]	DATA9[1]	DATA9[0]
0x0B	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
<u> </u>	0,00		1 00	DATA10[7]	DATA10[6]	DATA10[5]	DATA10[4]	DATA10[3]	DATA10[2]	DATA10[1]	DATA10[0]
0x0C	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
	0,00		1 00	DATA11[7]	DATA11[6]	DATA11[5]	DATA11[4]	DATA11[3]	DATA11[2]	DATA11[1]	DATA11[0]
0x0D	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
	0,000		1 00	DATA12[7]	DATA12[6]	DATA12[5]	DATA12[4]	DATA12[3]	DATA12[2]	DATA12[1]	DATA12[0]
0x0E	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
	0,000		1 00	DATA13[7]	DATA13[6]	DATA13[5]	DATA13[4]	DATA13[3]	DATA13[2]	DATA13[1]	DATA13[0]
0x0F	0x00		rw	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_
0,01	OXOO		. **	DATA14[7]	DATA14[6]	DATA14[5]	DATA14[4]	DATA14[3]	DATA14[2]	DATA14[1]	DATA14[0]
0x10	0x00		rw	_	_	_	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L
			. **				ENGTH[4]	ENGTH[3]	ENGTH[2]	ENGTH[1]	ENGTH[0]
0x11	0x00		rw	=	-	-	-	-	=	-	CEC_TX_ENABLE
0x12	0x13		rw	_	CEC_TX_RETRY[2]	CEC_TX_RETRY[1]	CEC_TX_RETRY[0]	CEC_RETRY_SFT[3	CEC_RETRY_SFT[2	CEC_RETRY_SFT[1	CEC_RETRY_SFT[0
			. **]]]]
0x13	0x57		rw	CEC_TX_SFT[3]	CEC_TX_SFT[2]	CEC_TX_SFT[1]	CEC_TX_SFT[0]	CEC_TX_SFT[3]	CEC_TX_SFT[2]	CEC_TX_SFT[1]	CEC_TX_SFT[0]
0x14	0x00		r	CEC_TX_LOWDRIV	CEC_TX_LOWDRIV	CEC_TX_LOWDRIV	CEC_TX_LOWDRIV	CEC_TX_NACK_C	CEC_TX_NACK_C	CEC_TX_NACK_C	CEC_TX_NACK_C
	0,00		<u> </u>	E_COUNTER[3]	E_COUNTER[2]	E_COUNTER[1]	E_COUNTER[0]	OUNTER[3]	OUNTER[2]	OUNTER[1]	OUNTER[0]
0x15	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0,13	0,00		'	AME_HEADER[7]	AME_HEADER[6]	AME_HEADER[5]	AME_HEADER[4]	AME_HEADER[3]	AME_HEADER[2]	AME_HEADER[1]	AME_HEADER[0]
0x16	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	0,00		_ '	AME_DATA0[7]	AME_DATA0[6]	AME_DATA0[5]	AME_DATA0[4]	AME_DATA0[3]	AME_DATA0[2]	AME_DATA0[1]	AME_DATA0[0]

CEC										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x17	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0.717	0,00		'_	AME_DATA1[7]	AME_DATA1[6]	AME_DATA1[5]	AME_DATA1[4]	AME_DATA1[3]	AME_DATA1[2]	AME_DATA1[1]	AME_DATA1[0]
0x18	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
				AME_DATA2[7]	AME_DATA2[6]	AME_DATA2[5]	AME_DATA2[4]	AME_DATA2[3]	AME_DATA2[2]	AME_DATA2[1]	AME_DATA2[0]
0x19	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
				AME_DATA3[7]	AME_DATA3[6] CEC_BUF0_RX_FR	AME_DATA3[5] CEC_BUF0_RX_FR	AME_DATA3[4] CEC_BUF0_RX_FR	AME_DATA3[3] CEC_BUF0_RX_FR	AME_DATA3[2] CEC_BUF0_RX_FR	AME_DATA3[1] CEC_BUF0_RX_FR	AME_DATA3[0] CEC_BUF0_RX_FR
0x1A	0x00		r	CEC_BUF0_RX_FR AME_DATA4[7]	AME_DATA4[6]	AME_DATA4[5]	AME_DATA4[4]	AME_DATA4[3]	AME_DATA4[2]	AME_DATA4[1]	AME_DATA4[0]
				CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUFO_RX_FR	CEC_BUF0_RX_FR	CEC_BUFO_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x1B	0x00		r	AME_DATA5[7]	AME_DATA5[6]	AME_DATA5[5]	AME_DATA5[4]	AME_DATA5[3]	AME_DATA5[2]	AME_DATA5[1]	AME_DATA5[0]
				CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x1C	0x00		r	AME_DATA6[7]	AME_DATA6[6]	AME_DATA6[5]	AME_DATA6[4]	AME DATA6[3]	AME_DATA6[2]	AME DATA6[1]	AME_DATA6[0]
				CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x1D	0x00		r	AME_DATA7[7]	AME_DATA7[6]	AME_DATA7[5]	AME_DATA7[4]	AME_DATA7[3]	AME_DATA7[2]	AME_DATA7[1]	AME_DATA7[0]
015	000		_	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x1E	0x00		r	AME_DATA8[7]	AME_DATA8[6]	AME_DATA8[5]	AME_DATA8[4]	AME_DATA8[3]	AME_DATA8[2]	AME_DATA8[1]	AME_DATA8[0]
0x1F	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
UXII	UXUU		'	AME_DATA9[7]	AME_DATA9[6]	AME_DATA9[5]	AME_DATA9[4]	AME_DATA9[3]	AME_DATA9[2]	AME_DATA9[1]	AME_DATA9[0]
0x20	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0,20	OXOO			AME_DATA10[7]	AME_DATA10[6]	AME_DATA10[5]	AME_DATA10[4]	AME_DATA10[3]	AME_DATA10[2]	AME_DATA10[1]	AME_DATA10[0]
0x21	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
				AME_DATA11[7]	AME_DATA11[6]	AME_DATA11[5]	AME_DATA11[4]	AME_DATA11[3]	AME_DATA11[2]	AME_DATA11[1]	AME_DATA11[0]
0x22	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	+ -			AME_DATA12[7]	AME_DATA12[6] CEC_BUF0_RX_FR	AME_DATA12[5] CEC_BUF0_RX_FR	AME_DATA12[4] CEC_BUF0_RX_FR	AME_DATA12[3] CEC_BUF0_RX_FR	AME_DATA12[2] CEC_BUF0_RX_FR	AME_DATA12[1] CEC_BUF0_RX_FR	AME_DATA12[0]
0x23	0x00		r	CEC_BUF0_RX_FR AME_DATA13[7]	AME_DATA13[6]	AME DATA13[5]	AME_DATA13[4]	AME DATA13[3]	AME_DATA13[2]	AME_DATA13[1]	CEC_BUF0_RX_FR AME_DATA13[0]
				CEC_BUF0_RX_FR	CEC BUFO RX FR	CEC_BUF0_RX_FR	CEC_BUFO_RX_FR	CEC_BUFO_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUFO_RX_FR
0x24	0x00		r	AME_DATA14[7]	AME_DATA14[6]	AME_DATA14[5]	AME_DATA14[4]	AME_DATA14[3]	AME_DATA14[2]	AME_DATA14[1]	AME_DATA14[0]
				/WIL_D/W/WI[/]	/WIL_D/W/T [[0]	/INIE_D/II/(1 I[5]	CEC BUFO RX FR	CEC BUFO RX FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC BUFO RX FR
0x25	0x00		r	-	-	-	AME_LENGTH[4]	AME_LENGTH[3]	AME_LENGTH[2]	AME_LENGTH[1]	AME_LENGTH[0]
	0.40				CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_ERROR_REPO	CEC_ERROR_DET_	CEC_FORCE_NAC	CEC_FORCE_IGNO
0x27	0x10		rw	-	DRESS_MASK[2]	DRESS_MASK[1]	DRESS_MASK[0]	RT_MODE	MODE	K	RE
0x28	0xFF			CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD
UX28	UXFF		rw	DRESS1[3]	DRESS1[2]	DRESS1[1]	DRESS1[0]	DRESS0[3]	DRESS0[2]	DRESS0[1]	DRESS0[0]
0x29	0x0F		rw	_	_	_	_	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD
UXZJ			1 00				_	DRESS2[3]	DRESS2[2]	DRESS2[1]	DRESS2[0]
0x2A	0x3E		rw	-	-	-	-	-	-	-	CEC_POWER_UP
0x2B	0x07		rw	-	-	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT
						ER_CTRL[5]	ER_CTRL[4]	ER_CTRL[3]	ER_CTRL[2]	ER_CTRL[1]	ER_CTRL[0]
0x2C	0x00		sc	-	-	-	-	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY	CEC_SOFT_RESET
	-							2	CEC_DIS_AUTO_M	0	
0x4C	0x00		rw	-	-	-	-	-	ODE CEC_DIS_AUTO_M	-	-
						CEC BUF2 TIMEST	CEC_BUF2_TIMEST	CEC_BUF1_TIMEST	CEC_BUF1_TIMEST	CEC_BUF0_TIMEST	CEC_BUF0_TIMEST
0x53	0x00		r	-	-	AMP[1]	AMP[0]	AMP[1]	AMP[0]	AMP[1]	AMP[0]
			1			AIVIP[1]	AIVIP[U]	AIVIP[1]	AIVIP[U]	AIVIP[1]	AIVIP[U]

CEC										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0	000			CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x54	0x00		r	AME_HEADER[7]	AME_HEADER[6]	AME_HEADER[5]	AME_HEADER[4]	AME_HEADER[3]	AME_HEADER[2]	AME_HEADER[1]	AME_HEADER[0]
0 55	0.00			CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x55	0x00		r	AME_DATA0[7]	AME_DATA0[6]	AME_DATA0[5]	AME_DATA0[4]	AME_DATA0[3]	AME_DATA0[2]	AME_DATA0[1]	AME_DATA0[0]
0	000			CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x56	0x00		r	AME_DATA1[7]	AME_DATA1[6]	AME_DATA1[5]	AME_DATA1[4]	AME_DATA1[3]	AME_DATA1[2]	AME_DATA1[1]	AME_DATA1[0]
0 57	0.00			CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x57	0x00		r	AME_DATA2[7]	AME_DATA2[6]	AME_DATA2[5]	AME_DATA2[4]	AME_DATA2[3]	AME_DATA2[2]	AME_DATA2[1]	AME_DATA2[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x58	0x00		r	AME_DATA3[7]	AME_DATA3[6]	AME_DATA3[5]	AME_DATA3[4]	AME_DATA3[3]	AME_DATA3[2]	AME_DATA3[1]	AME_DATA3[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x59	0x00		r	AME_DATA4[7]	AME_DATA4[6]	AME_DATA4[5]	AME_DATA4[4]	AME_DATA4[3]	AME_DATA4[2]	AME_DATA4[1]	AME_DATA4[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x5A	0x00		r	AME_DATA5[7]	AME_DATA5[6]	AME_DATA5[5]	AME_DATA5[4]	AME_DATA5[3]	AME_DATA5[2]	AME_DATA5[1]	AME_DATA5[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x5B	0x00		r	AME_DATA6[7]	AME_DATA6[6]	AME_DATA6[5]	AME_DATA6[4]	AME_DATA6[3]	AME_DATA6[2]	AME_DATA6[1]	AME_DATA6[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x5C	0x00		r	AME DATA7[7]	AME_DATA7[6]	AME_DATA7[5]	AME_DATA7[4]	AME_DATA7[3]	AME_DATA7[2]	AME_DATA7[1]	AME_DATA7[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x5D	0x00		r	AME_DATA8[7]	AME_DATA8[6]	AME_DATA8[5]	AME_DATA8[4]	AME_DATA8[3]	AME_DATA8[2]	AME_DATA8[1]	AME DATA8[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x5E	0x00		r	AME_DATA9[7]	AME_DATA9[6]	AME_DATA9[5]	AME_DATA9[4]	AME_DATA9[3]	AME_DATA9[2]	AME_DATA9[1]	AME_DATA9[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC BUF1 RX FR	CEC_BUF1_RX_FR	CEC BUF1 RX FR
0x5F	0x00		r	AME_DATA10[7]	AME_DATA10[6]	AME_DATA10[5]	AME_DATA10[4]	AME_DATA10[3]	AME_DATA10[2]	AME_DATA10[1]	AME_DATA10[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC BUF1 RX FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x60	0x00		r	AME_DATA11[7]	AME_DATA11[6]	AME_DATA11[5]	AME_DATA11[4]	AME_DATA11[3]	AME_DATA11[2]	AME_DATA11[1]	AME_DATA11[0]
				CEC BUF1 RX FR	CEC_BUF1_RX_FR	CEC BUF1 RX FR	CEC BUF1 RX FR	CEC BUF1 RX FR	CEC BUF1 RX FR	CEC_BUF1_RX_FR	CEC BUF1 RX FR
0x61	0x00		r	AME_DATA12[7]	AME_DATA12[6]	AME DATA12[5]	AME_DATA12[4]	AME_DATA12[3]	AME DATA12[2]	AME_DATA12[1]	AME_DATA12[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x62	0x00		r	AME_DATA13[7]	AME_DATA13[6]	AME_DATA13[5]	AME_DATA13[4]	AME_DATA13[3]	AME_DATA13[2]	AME_DATA13[1]	AME_DATA13[0]
				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x63	0x00		r	AME_DATA14[7]	AME_DATA14[6]	AME_DATA14[5]	AME_DATA14[4]	AME_DATA14[3]	AME_DATA14[2]	AME_DATA14[1]	AME_DATA14[0]
				7.1.1.L_D7.1.7.1.1[7]	/ III _ D/ II/ II I[0]	7.1.VIZ_D7.1.7.1 1[5]	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR
0x64	0x00		r	-	-	-	AME_LENGTH[4]	AME_LENGTH[3]	AME_LENGTH[2]	AME_LENGTH[1]	AME_LENGTH[0]
				CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC BUF2 RX FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x65	0x00		r	AME HEADER[7]	AME_HEADER[6]	AME_HEADER[5]	AME_HEADER[4]	AME_HEADER[3]	AME_HEADER[2]	AME_HEADER[1]	AME_HEADER[0]
				CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x66	0x00		r	AME_DATA0[7]	AME_DATA0[6]	AME_DATA0[5]	AME_DATA0[4]	AME_DATA0[3]	AME_DATA0[2]	AME_DATA0[1]	AME_DATA0[0]
				CEC_BUF2_RX_FR	CEC BUF2 RX FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC BUF2 RX FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x67	0x00		r	AME_DATA1[7]	AME_DATA1[6]	AME_DATA1[5]	AME_DATA1[4]	AME_DATA1[3]	AME_DATA1[2]	AME_DATA1[1]	AME_DATA1[0]
			1	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x68	0x00		r	AME_DATA2[7]	AME_DATA2[6]	AME_DATA2[5]	AME_DATA2[4]	AME_DATA2[3]	AME_DATA2[2]	AME_DATA2[1]	AME_DATA2[0]
			1	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x69	0x00		r	AME_DATA3[7]	AME_DATA3[6]	AME_DATA3[5]	AME_DATA3[4]	AME_DATA3[3]	AME_DATA3[2]	AME_DATA3[1]	AME_DATA3[0]
			1	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
0x6A	0x00		r	AME_DATA4[7]	AME_DATA4[6]	AME_DATA4[5]	AME_DATA4[4]	AME_DATA4[3]	AME_DATA4[2]	AME_DATA4[1]	AME_DATA4[0]
				AIVIE_DATA4[/]	AIVIE_DATA4[0]	AIVIE_DATA4[5]	AIVIE_DATA4[4]	AIVIE_DATA4[3]	AIVIE_DATA4[2]	AIVIE_DATA4[1]	AIVIE_DATA4[U]

CEC										Register Map	
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x6B	0x00		r	CEC_BUF2_RX_FR							
	0,000			AME_DATA5[7]	AME_DATA5[6]	AME_DATA5[5]	AME_DATA5[4]	AME_DATA5[3]	AME_DATA5[2]	AME_DATA5[1]	AME_DATA5[0]
0x6C	0x00		r	CEC_BUF2_RX_FR							
UXOC	UXUU		ı	AME_DATA6[7]	AME_DATA6[6]	AME_DATA6[5]	AME_DATA6[4]	AME_DATA6[3]	AME_DATA6[2]	AME_DATA6[1]	AME_DATA6[0]
0x6D	0x00		r	CEC_BUF2_RX_FR							
0,000	0,000		ı	AME_DATA7[7]	AME_DATA7[6]	AME_DATA7[5]	AME_DATA7[4]	AME_DATA7[3]	AME_DATA7[2]	AME_DATA7[1]	AME_DATA7[0]
0x6E	0x00		r	CEC_BUF2_RX_FR							
UXOL	0,000		ı	AME_DATA8[7]	AME_DATA8[6]	AME_DATA8[5]	AME_DATA8[4]	AME_DATA8[3]	AME_DATA8[2]	AME_DATA8[1]	AME_DATA8[0]
0x6F	0x00		r	CEC_BUF2_RX_FR							
UXUI	0,000		ı	AME_DATA9[7]	AME_DATA9[6]	AME_DATA9[5]	AME_DATA9[4]	AME_DATA9[3]	AME_DATA9[2]	AME_DATA9[1]	AME_DATA9[0]
0x70	0x00		r	CEC_BUF2_RX_FR							
0.70	0,000		ı	AME_DATA10[7]	AME_DATA10[6]	AME_DATA10[5]	AME_DATA10[4]	AME_DATA10[3]	AME_DATA10[2]	AME_DATA10[1]	AME_DATA10[0]
0x71	0x00		r	CEC_BUF2_RX_FR							
0.7.1	0,000		ı	AME_DATA11[7]	AME_DATA11[6]	AME_DATA11[5]	AME_DATA11[4]	AME_DATA11[3]	AME_DATA11[2]	AME_DATA11[1]	AME_DATA11[0]
0x72	0x00		r	CEC_BUF2_RX_FR							
UX/2	0,000		ı	AME_DATA12[7]	AME_DATA12[6]	AME_DATA12[5]	AME_DATA12[4]	AME_DATA12[3]	AME_DATA12[2]	AME_DATA12[1]	AME_DATA12[0]
0x73	0x00		r	CEC_BUF2_RX_FR							
UX/3	0,000		ı	AME_DATA13[7]	AME_DATA13[6]	AME_DATA13[5]	AME_DATA13[4]	AME_DATA13[3]	AME_DATA13[2]	AME_DATA13[1]	AME_DATA13[0]
0x74	0x00		r	CEC_BUF2_RX_FR							
<u> </u>	3,00		'	AME_DATA14[7]	AME_DATA14[6]	AME_DATA14[5]	AME_DATA14[4]	AME_DATA14[3]	AME_DATA14[2]	AME_DATA14[1]	AME_DATA14[0]
0x75	0x00		r	_	_	_	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
			'	_	_		AME_LENGTH[4]	AME_LENGTH[3]	AME_LENGTH[2]	AME_LENGTH[1]	AME_LENGTH[0]
0x76	0x00		r	-	-	-	-	-	CEC_RX_RDY2	CEC_RX_RDY1	CEC_RX_RDY0
0x77	0x00		rw								CEC_USE_ALL_BU
<u> </u>	0,000		I VV		<u>-</u>				<u> </u>		FS
0x78	0x6D		rw	CEC_WAKE_OPCO							
	UNUD		1 00	DE0[7]	DE0[6]	DE0[5]	DE0[4]	DE0[3]	DE0[2]	DE0[1]	DE0[0]
0x79	0x8F		rw	CEC_WAKE_OPCO							
	OXOI		1 00	DE1[7]	DE1[6]	DE1[5]	DE1[4]	DE1[3]	DE1[2]	DE1[1]	DE1[0]
0x7A	0x82		rw	CEC_WAKE_OPCO							
- OX/ A	0.02		1 00	DE2[7]	DE2[6]	DE2[5]	DE2[4]	DE2[3]	DE2[2]	DE2[1]	DE2[0]
0x7B	0x04		rw	CEC_WAKE_OPCO							
- OX7 D	0,04		1 00	DE3[7]	DE3[6]	DE3[5]	DE3[4]	DE3[3]	DE3[2]	DE3[1]	DE3[0]
0x7C	0x0D		rw	CEC_WAKE_OPCO							
- OX/ C	UNUD		1 00	DE4[7]	DE4[6]	DE4[5]	DE4[4]	DE4[3]	DE4[2]	DE4[1]	DE4[0]
0x7D	0x70	0v70	rw	CEC_WAKE_OPCO							
	OX7 O		. **	DE5[7]	DE5[6]	DE5[5]	DE5[4]	DE5[3]	DE5[2]	DE5[1]	DE5[0]
0x7E	0x42		rw	CEC_WAKE_OPCO							
- OA7 L	0X 1Z		. **	DE6[7]	DE6[6]	DE6[5]	DE6[4]	DE6[3]	DE6[2]	DE6[1]	DE6[0]
0x7F	0x41	1	rw	CEC_WAKE_OPCO							
	0,711		1 00	DE7[7]	DE7[6]	DE7[5]	DE7[4]	DE7[3]	DE7[2]	DE7[1]	DE7[0]

2 SIGNAL DOCUMENTATION

2.1 IO

Reg	Bits	Description	
VID_STE	D[5:0]		R/W
0x00	00 <u>001000</u>	Sets the input video standard mode. Configuration is dependant on PRIM_MODE[3:0].	
		000010 - Default value	
V_FREQ	[2:0]		R/W
0x01	0 <u>000</u> 0110	A control to set vertical frequency.	
		000 - 60 Hz	
		001 - 50 Hz	
		010 - 30 Hz	
		011 - 25 Hz	
		100 - 24 Hz 101 - Reserved	
		110 - Reserved	
		111 - Reserved	
PRIM M	I IODE[3:0]	111 - Neserved	R/W
0x01	0000 <u>0110</u>	A control to selects the primary mode of operation of the decoder. To be used with VID_STD[5:0].	11/ 00
OXO I	<u>0110</u>	The state of the primary mode of operation of the decoder. To be used that the _515[5.6].	
		0000 - Reserved	
		0001 - Reserved	
		0010 - Reserved	
		0011 - Reserved	
		0100 - Reserved	
		0101 - HDMI-Comp	
		0110 - HDMI-GR	
		0111 - 1111 - Reserved	
Ox02	LOR_SPACE[3:0] 11110000	A control to set the colorspace of the input video. To be used in conjunction with ALT_GAMMA and RGB_OUT to	R/W
		configure the color space converter. A value of 4'b1111 selects automatic setting of the input color space base of primary mode and video standard settings. Settings 1000 to 1110 are undefined. 0000 - Forces RGB (range 16 to 235) input 0001 - Forces RGB (range 0 to 255) input 0010 - Forces YCrCb input (601 color space) (range 16 to 235) 0011 - Forces YCrCb input (709 color space) (range 16 to 235) 0100 - Forces XVYCC 601 0101 - Forces XVYCC 709 0110 - Forces YCrCb input (601 color space) (range 0 to 255) 0111 - Forces YCrCb input (709 color space) (range 0 to 255) 1111 - Input color space depends on color space reported by HDMI block.	ii uie
ALT_GA	MMA		R/W
0x02	1111 <u>0</u> 000	A control to select the type of YPbPr colorspace conversion. This bit is to be used in conjunction with INP_COLOR_SPACE[3:0] and RGB_OUT. If ALT_GAMMA is set to 1 and RGB_OUT= 0 a colorspace conversion is ap convert from 601 to 709 or 709 to 601. Valid only if RGB_OUT set to 0. 0 - No conversion 1 - YUV601 to YUV709 conversion applied if input is YUV601. YUV709 to YUV601 conversion applied if input in YUV709.	
OR CEC	DANCE	YUV709	D/M/
0x02	_ RANGE	A control to set the output range of the digital data. It also automatically the data saturator setting.	R/W
0.02	7 1 1 1 0 <u>0</u> 00	A control to see the output range of the digital data. It also automatically the data saturator setting.	
		0 - Enables full output range (0 to 255) 1 - Enables limited output range (16 to 235)	
RGB_OL	JT		R/W
0x02	111100 <u>0</u> 0	A control to select output color space and the correct digital blank level and offsets on the RGB or YPrPb outputs used in conjunction with the INP_COLOR_SPACE[3:0] and ALT_GAMMA bits to select the applied CSC.	s. It is
		0 - YPbPr color space output 1 - RGB color space output	

10	•	Register Map
Reg	Bits	Description
ALT_DAT		R/W
0x02	1111000 <u>0</u>	A control to disable the data saturator that limits the output range independently of OP_656_RANGE. This bit is used to support extended data range modes.
		0 - Data saturator enabled or disabled according to OP_656_RANGE setting.
00 500	MAT CELETION	1 - Reverses OP_656_RANGE decision to enable or disable the data saturator R/W
	MAT_SEL[7:0]	·
0x03	00000000	A control to select the data format and pixel bus configuration. Refer to the pixel port configuration for full information on pixel port modes and configuration settings. 0x00 - 8-bit SDR ITU-656 mode 0x01 - 10-bit SDR ITU-656 mode 0x02 - 12-bit SDR ITU-656 mode 1 0x06 - 12-bit SDR ITU-656 mode 1 0x0A - 12-bit SDR ITU-656 mode 1 0x0A - 12-bit SDR ITU mode 2 0x20 - 8-bit 4:2:2 DDR mode 0x21 - 10-bit 4:2:2 DDR mode 0x21 - 10-bit 4:2:2 DDR mode 0 0x23 - 12-bit 4:2:2 DDR mode 0 0x23 - 12-bit 4:2:2 DDR mode 1 0x24 - 12-bit 4:2:2 DDR mode 1 0x44 - 12-bit 4:4:4 SDR mode 0x41 - 30-bit 4:4:4 SDR mode 0x42 - 36-bit 4:4:4 SDR mode 0x42 - 36-bit 5DR 4:4:4 mode 1 0x46 - 36-bit SDR 4:4:4 mode 3 0x50 - 24-bit SDR 4:4:4 mode 4 0x51 - 30-bit SDR 4:4:4 mode 4 0x51 - 30-bit SDR 4:4:4 mode 4 0x52 - 36-bit SDR 4:4:4 mode 4 0x60 - 24-bit TU-656 SDR mode 0x80 - 16-bit ITU-656 SDR mode 0x80 - 16-bit ITU-656 SDR mode 0x80 - 24-bit ITU-656 SDR mode 0x82 - 24-bit ITU-656 SDR mode 0x82 - 24-bit ITU-656 SDR mode 0x82 - 24-bit ITU-656 SDR mode 1 0x8A - 24-bit ITU-656 SDR mode 2 0x8D - 20-bit SDR 4:2:2 mode 4 0x91 - 20-bit SDR 4:2:2 mode 4 0x91 - 20-bit SDR 4:2:2 mode 4 0x92 - 24-bit SDR 4:2:2 mode 4
OP_CH_		R/W
0x04	01100010	A control to select the configuration of the pixel data bus on the pixel pins. Refer to the pixel port configuration for full information on pixel port modes and configuration settings. 000 - P[35:24] Y/G, P[23:12] U/CrCb/B, P[11:0] V/R 001 - P[35:24] Y/G, P[23:12] V/R, P[11:0] U/CrCb/B 010 - P[35:24] U/CrCb/B, P[23:12] Y/G, P[11:0] V/R 011 - P[35:24] V/R, P[23:12] Y/G, P[11:0] V/CrCb/B 100 - P[35:24] U/CrCb/B, P[23:12] V/R, P[11:0] Y/G 101 - P[35:24] V/R, P[23:12] U/CrCb/B, P[11:0] Y/G 110 - Reserved R/W
	REQ_SEL[1:0]	
0x04	01100 <u>01</u> 0	A control to set the XTAL frequency used. 00 - 27 MHz 01 - 28.63636 MHz 10 - 24.567 MHz 11 - 24.000 MHz
F_OUT_S	SEL	R/W
0x05	001 <u>0</u> 1100	A control to select DE signal or Field signal to be output on the FIELD/DE pin.
		0 - DE output selected 1 - Field output selected

10	T = -	Register Map	
Reg	Bits	Description	
	LANK_EN		R/W
0x05	0010 <u>1</u> 100	A control to blank data during video blanking sections.	
		0 - Do not blank data during horizontal and vertical blanking periods. 1 - Blank data during horizontal and vertical blanking periods.	
AVCODE	E_INSERT_EN	1 Diank data daring nonzontarana veracai bianking penoas.	R/W
0x05	00101 <u>1</u> 00	A control to select AV code insertion into the data stream	11/ VV
		0 - Does not insert AV codes into data stream	
DEDI A	V CODE	1 - Inserts AV codes into data stream	D AM
	V_CODE	A controller of the design of the AV color of the extra o	R/W
0x05	001011 <u>0</u> 0	A control to select the duplication of the AV codes and insertion on all data channels of the output data stream	1
		0 - Outputs complete SAV/EAV codes on all Channels, Channel A, Channel B and Channel C. 1 - Spreads AV code across the three channels. Channel B and Channel C contain the first two ten bit wor and 0x000. Channel A contains the final two ten bit words 0x00 and 0xXYZ.	ds, 0x3FF
OP_SW/	AP_CB_CR		R/W
0x05	0010110 <u>0</u>	A controls the swapping of Cr and Cb data on the pixel buses.	
	1	0 - Outputs Cr and Cb as per OP_FORMAT_SEL	
\1C C:		1 - Inverts the order of Cb and Cr in the interleaved data stream	P.44:
VS_OUT			R/W
0x06	<u>1</u> 0100000	A control to select VSync signal or Field signal to be output on VS/Field pin.	
		O. Field extract on VC/FIFI Durin	
	1	0 - Field output on VS/FIELD pin	
INIV E E	201	1 - VSync output on VS/FIELD pin	D/M/
INV_F_F		A controller of both and the office D/DE 2 and	R/W
0x06	1010 <u>0</u> 000	A control to select the polarity of FIELD/DE signal.	
		0 - Default polarity (positive FIELD/DE polarity) 1 - Inverted polarity (negative FIELD/DE polarity)	
INV_VS_	POI	1 inverted polarity (negative riceb/be polarity)	R/W
0x06	10100 <u>0</u> 00	A control to select the polarity of VS/FIELD signal	11,700
ONOO	10100 <u>0</u> 00	A control to select the polarity of 13/1/1225 signal	
		0 - Negative polarity VS/FIELD	
		1 - Positive polarity VS/FIELD	
INV_HS	POL		R/W
0x06	101000 <u>0</u> 0	A control to select the polarity of HS signal.	_
		0 - Negative polarity HS	
		1 - Positive polarity HS	
INV_LLC			R/W
0x06	1010000 <u>0</u>	A control to select the polarity of the LLC.	
		0 - Does not invert LLC	
CODE	I DN	1 - Inverts LLC	D/M/
CORE_P	010001 <u>0</u> 0	A power-down control for the DPP, CP core and digital sections of the HDMI core.	R/W
UXUD	010001 <u>0</u> 0	A power-down control to the Drr, Cr cole and digital sections of the HDINI Cole.	
	1	0 - Powers up CP and digital sections of HDMI block	
	1	1 - Powers down the CP and digital section of HDMI block.	
XTAL_P	DN		R/W
0x0B	0100010 <u>0</u>	A power-down control for the XTAL in the digital blocks.	11,700
20			
	1	0 - Powers up XTAL buffer to the digital core.	
	1	1 - Powers down XTAL buffer to the digital core	
POWER	_DOWN		R/W
0x0C	01 <u>1</u> 00010	A control to enable power-down mode. This is the main I2C power-down control.	
	1	0 - Chip is operational	
	1	1 - Enables chip power down	
DIMP C	AVE_MODE	1 Endoice Chilp power down	R/W
0x0C	0110 <u>0</u> 010	A control to enable power-save mode.	11/ 11/
UNUC	00 <u>0</u> 010	co	
	1	0 - Disables power save mode	
		1 - Enables power save mode	
	1	The section of the se	

10	Γ = .	Register Map	
Reg	Bits	Description	
CP_PWR			R/W
0x0C	01100 <u>0</u> 10	A power-down control for the CP core.	
		0 - Powers up the clock to the CP core	
		1 - Powers down the clock to the CP core. HDMI block will not be affected by this bit.	
PADS_PI			R/W
0x0C	0110001 <u>0</u>	A power down control for pads of the digital output pins. When enabled pads are tristated and the input path	is disabled.
		This control applies to the FIELD/DE, HS, VS/FIELD, INT1, LLC pads and the pixel pads P0 to P35	
		O. Daviere up the made of the digital autout sing	
		0 - Powers up the pads of the digital output pins	
CD CTD	I INITEDI ACED	1 - Powers down the pads of the digital output pins	В
0x12	1_INTERLACED	A readback to indicate the interlaced status of the currently selected STDI block applied to the CP core.	R
UXIZ	0000 <u>0</u> 0000	A readback to indicate the interfaced status of the currently selected 31DI block applied to the CF core.	
		0 - Selected STDI has detected a progressive input	
		1 - Selected STDI has detected a progressive input.	
CP INITE	ERLACED	1 Science 315 mas detected a interfaced input.	R
0x12	0000 <u>0</u> 000	A readback to indicate the interlaced status of the CP core based on configuration of Video standard and INTE	
UXIZ	00000 <u>0</u> 0000	in the CP map.	INLACED DIC
		in the Critique.	
		0 - CP core is processing the input as a progressive input.	
		1 - CP core is processing the input as a interlaced input.	
CP_PRO	 G_PARM_FOR_IN		R
0x12	00000 <u>0</u> 00	A readback to indicate the if the CP core is processing for progressive standard while are the Video standard a	nd the
	_	INTERLACED bit in the CP Map are configured for an interlaced standard.	
		0 - CP core processing for a progressive standard while Video standard and the INTERLACED bits are cor	figured for
		an interlaced standard	
		1 - CP core processing for a progressive standard while Video standard and the INTERLACED bits+ are co	onfigured
		for a progressive standard	
CP_FOR	CE_INTERLACED		R
0x12	000000 <u>0</u> 0	A readback to indicate forced-interlaced status of the CP core based on configuration of Video standard and II	NTERLACED
		bit in the CP Map.	
		0 - Input is detected as interlaced and the CP is programmed in an interlaced mode via VID_STD[5:0]	
		1 - Input is detected as progressive and the CP is programmed in an interlaced mode.	
DR_STR[R/W
0x14	01 <u>10</u> 1010	A control to set the drive strength of the data output drivers.	
		00 December 1	
		00 - Reserved	
		01 - Medium low (2x)	
		10 - Medium high (3x)	
DD CTD	CLV[1.0]	11 - High (4x)	D/M/
0x14	_CLK[1:0] 0110 <u>10</u> 10	A control to set the drive strength control for the output pixel clock out signal on the LLC pin.	R/W
UX 14	0110 <u>10</u> 10	A control to set the drive strength control for the output pixel clock out signal on the LLC pin.	
		00 - Reserved	
		01 - Medium low (2x) for LLC up to 60 MHz	
		10 - Medium high (3x) for LLC from 44 MHz to 105 MHz	
		11 - High (4x) for LLC greater than 100 MHz	
DR STP	_SYNC[1:0]	The magnitude for the greater than 100 MHz	R/W
0x14	011010 <u>10</u>	A control to set the drive strength the synchronization pins, HS, VS/FIELD, FIELD/DE	11/ 11/
UNIT	011010 <u>10</u>	A condition to set the drive strength the synchronization phis, its, vs/HeLD, HeLD/DE	
		00 - Reserved	
		01 - Medium low (2x)	
		10 - Medium high (3x)	
		11 - High (4x)	
TRI_AUD	OIO	· · · · · · · · · · · · · · · · · · ·	R/W
0x15	101 <u>1</u> 1110	A control to tristate the audio output interface pins (APO, AP1/I2S_TDM, AP2 AP5).	11/11
5.4.5	<u></u>		
		0 - Audio output pins active	
		1 - Tristate audio output pins	
TRI_SYN	ics		R/W
0x15	1011 <u>1</u> 110	Synchronization output pins tristate control. The synchronization pins under this control are HS, VS/FIELD and	
-		, , , , , , , , , , , , , , , , , , , ,	
		0 - Sync output pins active	
		1 - Tristate sync output pins	
	•		

10	T = .	Register Map	
Reg	Bits	Description	R/W
TRI_LLC 0x15	10111 <u>1</u> 10	A control to tristate the output pixel clock on the LLC pin.	K/VV
OXIS	10111 <u>1</u> 10	A control to distate the output pixer clock of the EEC pin.	
		0 - LLC pin active	
TO: 004		1 - Tristate LLC pin	1 2 44
TRI_PIX 0x15	101111 <u>1</u> 0	A control to tristate the pixel data on the pixel pins P[35:0]	R/W
UXIS	1011111 <u>1</u> 0	A control to tristate the pixel data on the pixel pins P[33.0]	
		0 - Pixel bus active	
		1 - Tristate pixel bus	
LLC_DLI		A controller could the Date to dellar or Controller dellar	R/W
0x19	<u>0</u> 0000000	A control to enable the Delay Locked Loop for output pixel clock.	
		1 - Enable LLC DLL	
		0 - Disable LLC DLL	
	L_DOUBLE		R/W
0x19	0 <u>0</u> 000000	Doubles LLC frequency	
		0 - Normal LLC frequency	
		1 - Double LLC frequency	
LLC_DLI	L_PHASE[4:0]		R/W
0x19	000 <u>00000</u>	A control to adjust LLC DLL phase in increments of 1/32 of a clock period.	
		00000 - Default	
		xxxxx - Sets on of 32 phases of DLL to vary LLC CLK	
SAMPLE	_ALSB	Manual Color of the Prince of	R/W
0x1B	0000000 <u>0</u>	When HIGH, VS pin is sampled to be used as ALSB value for IO Map	
		a la la la co	
		0 - use previously stored ALSB value 1 - sampel new ALSB value	
HPA MA	AN_VALUE_A	1 - Samper new ALSB value	R/W
0x20	<u>1</u> 1110000	A manual control for the value of HPA on Port A. Only valid if HPA_MANUAL is set to 1.	14.1
		0 - 0 V applied to HPA_A pin	
HPA MA	 AN_VALUE_B	1 - High level applied to HPA_A pin	R/W
0x20	1 <u>1</u> 110000	A manual control for the value of HPA on Port B. Only valid if HPA_MANUAL is set to 1.	11, 11
		· ·	
		0 - 0 V applied to HPA_B pin	
LIDA TD	 ISTATE_A	1 - High level applied to HPA_B pin	R/W
0x20	1111 <u>0</u> 000	Tristate HPA output pin for Port A.	IT/ VV
		0 - HPA_A pin active.	
LIDA TO	ICTATE D	1 - Tristate HPA_A pin	DAM
0x20	11110 <u>0</u> 00	Tristate HPA output pin for Port B	R/W
OXZO	<u>o</u> oo	instate in A output pin for Foreb	
		0 - HPA_B pin active.	
1104 67	TATUS DODE A	1 - Tristate HPA_B pin	
HPA_STA	ATUS_PORT_A	Readback of HPA status for port A	R
UXZI	0000 <u>0</u> 000	Readback of FIFA status for port A	
		0 - +5V not applied to HPA_A pin by chip	
		1 - +5V applied to HPA_A pin by chip	
	ATUS_PORT_B	Doe allow the of UDA state of the Control of the Co	R
0x21	00000 <u>0</u> 00	Readback of HPA status for port B	
		0 - +5V not applied to HPA_B pin by chip	
		1 - +5V applied to HPA_B pin by chip	
LLC_DLI			R/W
0x33	0 <u>0</u> 0000000	A control to apply the pixel clock DLL to the pixel clock output on the LLC pin.	
		0 - Bypasses the DLL	
		1 - Muxes the DLL output on LLC output	
_			

10	T = -	Register Map	
Reg	Bits	Description	
INTRQ_F	1		R
0x3F	000000 <u>0</u> 0	Status of the interrupt signal on INT1 interrupt pin. If an interrupt event that has been enabled for the INT1 pin hoccurred this bit will be set to 1. Interrupts for INT1 are set via the interrupt 1 mask bits. This bit will remain set to all status for interrupts enabled on INT1 are cleared.	
		0 - No interrupt on INT1	
		1 - An interrupt event for INT 1 has occurred.	
INTRQ2_			R
0x3F	0000000 <u>0</u>	Status of the interrupt signal on INT2 interrupt pin. If an interrupt event that has been enabled for the INT2 pin I occurred this bit will be set to 1. Interrupts for INT2 are set via the interrupt 1 mask bits. This bit will remain set to all status for interrupts enabled on INT2 are cleared. 0 - No interrupt on INT2 1 - An interrupt event for INT2 has occurred.	
INTRQ_[OUR_SEL[1:0]		R/W
0x40	00100000	A control to select the interrupt signal duration for the interrupt signal on INT1	1 4 11
		00 - 4 Xtal periods 01 - 16 Xtal periods 10 - 64 Xtal periods 11 - Active until cleared	
STORE_U	JNMASKED_IRQS		R/W
0x40	001 <u>0</u> 0000	STORE_MASKED_IRQS allows the HDMI status flags for any HDMI interrupt to be triggered regardless of whethe mask bits are set. This bit allows a HDMI interrupt to trigger and allows this interrupt to be read back through th corresponding status bit without triggering an interrupt on the interrupt pin. The status is stored until the clear used to clear the status register and allows another interrupt to occur.	e
		0 - Does not allow x_ST flag of any HDMI interrupt to be set independently of mask bits 1 - Allows x_ST flag of any HDMI interrupt to be set independently of mask bits	
EN_UMA	ASK_RAW_INTRQ		R/W
0x40	0010 <u>0</u> 000	A control to apply the audio mute signal on INT1 interrupt pin.	
		0 - Does not output audio mute signal on INT1 1 - Outputs audio mute signal on INT1	
MPU ST	IM_INTRQ		R/W
0x40	00100 <u>0</u> 00	Manual interrupt set control. This feature should be used for test purposes only. Note that the appropriate mask be set to generate an interrupt at the pin	
		0 - Disables manual interrupt mode	
		1 - Enables manual interrupt mode	
INTRQ_C	OP_SEL[1:0]		R/W
0x40	001000 <u>00</u>	Interrupt signal configuration control for INT1 00 - Open drain 01 - Drives low when active 10 - Drives high when active	
		11 - Disabled	
INTRO2	_DUR_SEL[1:0]		R/W
0x41	<u>00</u> 110000	A control to select the interrupt signal duration for the interrupt signal on INT2	11/ //
		00 - 4 Xtal periods 01 - 16 Xtal periods 10 - 64 Xtal periods	
CD LOC	L LINILOCK FDCF	11 - Active until cleared	D/M
0x41	K_UNLOCK_EDGE 00 <u>1</u> 10000	A control to configure the functionality of the CP_LOCK,UNLOCK interrupts.	R/W
0x41	00 <u>1</u> 10000	0 - Generate interrupt for a LOW to HIGH change in CP_LOCK,UNLOCK status for ch1. 1 - Generate interrupt for a LOW to HIGH or a HIGH to LOW change in CP_LOCK,UNLOCK status for ch1.	
STDI DA	ATA_VALID_EDGE		R/W
0x41	001 <u>1</u> 0000	A control to configure the functionality of the STDI_DATA_VALID interrupt. The interrupt can be generated for the when STDI changes to an STDI valid state. Alternatively it can be generated to indicate a change in STDI_VALID in the state of the state o	ne case
		0 - Generate interrupt for a LOW to HIGH change in STDI_VALID status 1 - Generate interrupt for a LOW to HIGH or a HIGH to LOW change in STDI_VALID status	

Bits Description RW Note Note RW	Ю		Register Map	
Oct Quality Oct Quality Oct Oc	_	Bits	Description	l 5 244
NTIPLE POLITION NULL SHAPE				R/W
NTZ POL 0x41 0x110 0x1 0x10	0X41	0011 <u>0</u> 000	A control to apply the internal audio mute signal on IN12 interrupt pin.	
NIT2 polarity control 0 - INT2 high when active 1 - INT2 low when act			0 - Does not output audio mute signal on INT2	
MT2 polarity control 0.111_0.00 NT2 polarity control 0.1172 low when active 1.1172 low when active 1.1172 low when active 1.1172 low when active 0.411_0.00 0.1172 disabled 0.1110_0.00 0.11			1 - Outputs audio mute signal on INT2	
0 - INT2 high when active 1 - INT2 low when active 1 - INT2 iow when active 1 - INT2 iow when active 0x41 0110 00 Interrupt signal configuration control for INT2 0x41 0110 00 Interrupt signal configuration control for INT2 0x42 0110 INT2 in MCLK/INT2 pin 11 - INT2 in MCLK/INT2 pin 11 - INT2 in MCLK/INT2 pin 11 - INT2 in HPA_A/INT2 pin 11 - INT3 in HPA_A/INT2 pin 12 - INT2 in HPA_A/INT2 pin 13 - INT2 in JATA_VALID RAW 0x42 010 00 STDI. DATA_VALID. EDGE. Set register. When STDI. DATA_VALID. EDGE. Set set to It it is already sensitive interrupt and STDI. DATA_VALID. EDGE. Set register. When STDI. DATA_VALID. EDGE. Set set to It it is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It it is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It it is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It it is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It is a ledge sensitive interrupt and STDI. DATA_VALID. EDGE. Set set to It is a ledge sensitive interrupt signal. When set to It is indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK_CLR. 0 - CP is locked 1 - CP is unlocked 1 - CP is locked 1 - CP is l			Luvra III.	R/W
1- INT2 low when active R/W	0x41	00110 <u>0</u> 00	INT2 polarity control	
1- INT2 low when active R/W			0 - INT2 high when active	
Interrupt signal configuration control for INT2 00 - INT2 disabled 01 - INT2 in MCLK/INT2 pin 10 - INT2 in SCLK/INT2 pin 11 - INT2 in FPA A/INT2 pin 13 - INT2 in FPA A/INT2 pin 14 - INT2 in FPA A/INT2 pin 15 - INT2 in FPA A/INT2 i				
00 - INT2 disabled 01 - INT2 in MCKL/KINT2 pin 10 - INT2 in SCLK/KINT2 pin 11 - INT2 in CLK/KINT2 pin 11 - INT2 in CLK/KINT2 pin 11 - INT2 in CLK/KINT2 pin 11 - INT2 in HPA_A/INT2 pin 15DL DATA, VALID_RAW 0x42	INTRQ2_			R/W
01 - INT2 in MCLK/INT2 pin 10 - INT2 in SCLK/INT2 pin 11 - INT2 in IHPA A/INT2 pin 12 - INT2 in IHPA A/INT2 pin 13 - INT2 in IHPA A/INT2 pin 15 - INT2 in IHPA A/INT2 pin 16 - INT2 in IHPA A/INT2 pin 16 - INT2 in INT2 interrupt has been cleared via CP_UNLOCK. Interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK. CLR. 1 - CP is unlocked. 1 - CP is u	0x41	001100 <u>00</u>	Interrupt signal configuration control for INT2	
01 - INT2 in MCLK/INT2 pin 10 - INT2 in SCLK/INT2 pin 11 - INT2 in IHPA A/INT2 pin 12 - INT2 in IHPA A/INT2 pin 13 - INT2 in IHPA A/INT2 pin 15 - INT2 in IHPA A/INT2 pin 16 - INT2 in IHPA A/INT2 pin 16 - INT2 in INT2 interrupt has been cleared via CP_UNLOCK. Interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK. CLR. 1 - CP is unlocked. 1 - CP is u			00 - INT2 disabled	
10 - INT2 in SCLK/INT2 pin 11 - INT2 in SCLK/INT2 pin 11 - INT2 in HPA_A/INT2 pin 12 in HPA_A/INT2 pin 13 - INT2 in HPA_A/INT2 pin 14				
11-INT2 in IHPA_A/INT2 pin 13-INT2 in IHPA_A/INT2 pin 15DL_DATA_VALID_RAW 0x42			'	
STDL_DATA_VALID_Interrupt can be either an edge sensitive or level sensitive interrupt depending on the configuration of STDL_DATA_VALID_EDGE_SEL register. When STDL_DATA_VALID_EDGE_SEL set to 1 it is a level sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is or stop and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDL_DATA_VALID_CLR. 0 - STDL data is not valid.				
of STDI_DATA_VALID_EDGE_SEL register. When STDI_DATA_VALID_EDGE_SEL set to 1 it is a level sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 change in the signal. Once set, this bit will remain high until it is cleared via STDI_DATA_VALID_CLR. 0-STDI data is not valid. 1 - STDI data is rot valid. 1 - STDI data is rot valid. 1 - STDI data is valid. P_UNLOCK_RAW Ox42 0-CP_UNLOCK_INERRORS 0-CP_UNLOCK_CLR. 0-CP is locked 1 - CP is locked 1 - CP is unlocked. P_UNLOCK_CLR. 0-CP is unlocked. STDI_DATA_VALID_ST 0-CP is unlocked. 1 - CP is locked. STDI_DATA_VALID_ST 0-No STDI_Valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. 1 - A CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is not only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is not only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is not only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is not only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP UNLOCK_CLR. This bit is	STDI_DA			
STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_CLR. 0 - STDI data is not valid. 1 - STDI data is valid. 1 - STDI data is valid. 1 - STDI_DATA_VALID_CLR. 8	0x42	000 <u>0</u> 0000		
it is a edge sensitive interrupt and STDI_DATA_VALID_RAW is a sampled -status of the STDI Data Valid signal following a change in the signal. Once set, this bit will remain high until it is cleared via STDI_DATA_VALID_CLR. 0 - STDI data is not valid. 1 - STDI data is valid. P_UNLOCK_RAW 0x42 0000@000 Status of the CP_UNLOCK interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK_CLR. 0 - CP is locked 1 - CP is unlocked. P_OVA12 0000@000 Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. 0 - CP is unlocked. 0 - CP is unlocked 1 - CP is unlocked 1 - CP is locked. STDI_DATA_VALID_ST 0 - Q 0000@000 Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No STDI valid interrupt has occurred. 1 - A CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP LOCK_CLR. This bit is in only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP LOCK_CLR. This bit is in only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP LOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. 1 - A C				
change in the signal. Once set, this bit will remain high until it is cleared via STDL_DATA_VALID_CLR. 0 - STDl data is not valid. 1 - STDl data is valid. P_UNLOCK_RAW 0x42 00000000000000000000000000000000000				
O - STDI data is not valid. 1 - STDI data is volid. CP_UNLOCK_RAW Ox42 0000_000 Status of the CP_UNLOCK interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK_CLR. O - CP is locked 1 - CP is unlocked. CP_UOCK_RAW Ox42 0000_000 Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. O - CP is unlocked 1 - CP is unlocked 1 - CP is locked. STDI_DATA_VALID_ST Ox43 0000_000 Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. O - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt event has occurred. 1 - A CP UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. O - No CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event				wing a
1 - STDI data is valid. R				
Status of the CP_UNLOCK interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. Once set, this bit will remain high until it is cleared via CP_UNLOCK_CLR. 0 - CP is locked				
Status of the CP_UNLOCK_CLR. 0 - CP is locked 1 - CP is unlocked. CP_LOCK_RAW 0x42			1 - STDI data is valid.	_
this bit will remain high until it is cleared via CP_UNLOCK_CLR. 0 - CP is locked 1 - CP is unlocked. R 0x42 0000000 Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. 0 - CP is unlocked. 5TDI_DATA_VALID_ST 0x43 0000000 Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. 1 - A CP_UNLOCK_ST 0x43 000000 Latched signal status of CP_Unlock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UNLOCK interrupt event has occurred. 1 - A CP_UOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UOCK_OTT interrupt event has occurred. 5C_UOCK_CLR. Ox44 0000000 Clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit 0 - Does not clear CP_UNLOCK_ST bit			Control Charles Charle	
0 - CP is locked 1 - CP is unlocked. CP_LOCK_RAW 0x42 0000000 Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. 0 - CP is unlocked 1 - CP is locked. STDI_DATA_VALID_ST 0x43 0000000 Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. CP_UNLOCK_ST 0x43 0000000 Latched signal status of CP Unlock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. CP_LOCK ST 0x43 00000000 Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been clear	0x42	0000 <u>0</u> 000		ce set,
1 - CP is unlocked. Ox42			this bit will remain high until it is cleared via ci _ONLOCK_CER.	
CP_LOCK RAW 0x42 0x42 0x42 0x42 0x43 0x44 0x44 0x44 0x44 0x44 0x44 0x45 0x45 0x45 0x46 0x46 0x46 0x47 0x47 0x48 0x49			0 - CP is locked	
0x42 0000000 Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. 0 - CP is unlocked 1 - CP is locked. R 0x43 0000000 Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit R 0x43 0000000 Latched signal status of CP Unlock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_UNLOCK interrupt event has occurred. R 0x43 0000000 Latched signal status of CP Unlock interrupt signal. Once set this bit will remain high until the interrupt mask bit. 0 - No CP UNLOCK interrupt event has occurred. 0x43 0000000 Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_UNLOCK interrupt event has occurred. R 0x43 0000000 Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0x43 00000000 Latched signal status of the CP Lock interrupt signal. 0x44 000000000 Clear bit for STDI Data valid interrupt signal.			1 - CP is unlocked.	
will remain high until it is cleared via CP_LOCK_CLR. 0 - CP is unlocked 1 - CP is locked. STDI_DATA_VALID_ST 0x43 00000000000000000000000000000000000	CP_LOC	K_RAW		
O - CP is unlocked 1 - CP is locked. STDI_DATA_VALID_ST 0x43 0x43 0x43 0x43 0x43 0x44 0x43 0x44 0x	0x42	00000 <u>0</u> 00		, this bit
1 - CP is locked.				
STDI_DATA_VALID_ST				
Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. CP_UNLOCK_ST 0 - No CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP_UNLOCK interrupt event has occurred. 1 - A CP_UNLOCK interrupt event has occurred. CP_LOCK_ST 0 - No CP_UNLOCK interrupt event has occurred. Latched signal status of the CP_Lock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt has been cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP_LOCK interrupt event has occurred. 1 - A CP_LOCK interrupt event has occurred. STDI_DATA_VALID_CLR 0 - No CP_LOCK interrupt event has occurred. Clear bit for STDI Data valid interrupt signal. 0 - Does not clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit CP_UNLOCK_CLR 0 - Does not clear CP_UNLOCK_ST bit	CTDL DA	TA MALID CT	1 - CP is locked.	0
via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred. CP_UNLOCK_ST 0x43			Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has been	
1 - A STDI valid interrupt has occurred. CP_UNLOCK_ST	0,43	000 <u>0</u> 0000	, ,	
1 - A STDI valid interrupt has occurred. CP_UNLOCK_ST			0 - No STDI valid interrupt has occurred	
CP_UNLOCK_ST 0x43			·	
via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit. 0 - No CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. CP_LOCK_ST 0x43	CP_UNL	OCK_ST		R
0 - No CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred. CP_LOCK_ST 0x43 0000000	0x43	0000 <u>0</u> 000		cleared
1 - A CP UNLOCK interrupt event has occurred. CP_LOCK_ST 0x43 0x43 0x43 0x43 0x43 0x44 0x44 0x45 0x46 0x47 0x48 0			via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit.	
1 - A CP UNLOCK interrupt event has occurred. CP_LOCK_ST 0x43 0x43 0x43 0x43 0x43 0x44 0x44 0x45 0x46 0x47 0x48 0			0 - No CP LINI OCK interrupt event has occurred	
CP_LOCK_ST 0x43 00000000 Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the interrupt has been cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No CP LOCK interrupt event has occurred. 1 - A CP LOCK interrupt event has occurred. STDI_DATA_VALID_CLR 0x44 00000000 Clear bit for STDI Data valid interrupt signal. 0 - Does not clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit CP_UNLOCK_CLR 0x44 00000000 Clear bit for CP unlock interrupt signal. 0 - Does not clear CP_UNLOCK_ST bit				
0x43 000000000000000000000000000000000000	CP_LOC	K_ST		R
0 - No CP LOCK interrupt event has occurred. 1 - A CP LOCK interrupt event has occurred. STDI_DATA_VALID_CLR 0x44			, ,	en
1 - A CP LOCK interrupt event has occurred. STDI_DATA_VALID_CLR			cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
1 - A CP LOCK interrupt event has occurred. STDI_DATA_VALID_CLR			O. No CD LOCK intervient event has assured	
STDI_DATA_VALID_CLR 0x44				
Ox44 00000000 Clear bit for STDI Data valid interrupt signal. 0 - Does not clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit CP_UNLOCK_CLR Ox44 00000000 Clear bit for CP unlock interrupt signal. 0 - Does not clear CP_UNLOCK_ST bit	STDL DA	TA VALID CLR	1 - A CF LOCK IIILEH upt event has occurred.	SC
0 - Does not clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit CP_UNLOCK_CLR 0x44 00000000 Clear bit for CP unlock interrupt signal. 0 - Does not clear CP_UNLOCK_ST bit			Clear bit for STDI Data valid interrupt signal.	
1 - Clears STDI_DVALID_ST bit CP_UNLOCK_CLR				
CP_UNLOCK_CLR 0x44				
0x44 0000 <u>0</u> 000 Clear bit for CP unlock interrupt signal. 0 - Does not clear CP_UNLOCK_ST bit	CD IIII	OCK CLD	1 - Clears STDI_DVALID_ST bit	cc
0 - Does not clear CP_UNLOCK_ST bit			Clear hit for CP unlock interrunt signal	SC
	UX 44	0000 <u>0</u> 000	Clear bit for CF unlock interrupt signal.	
			0 - Does not clear CP_UNLOCK_ST bit	
		<u> </u>		

10	_	Register Map	
Reg	Bits	Description	
CP_LOC			SC
0x44	00000 <u>0</u> 00	Clear bit for CP Lock interrupt signal.	
		0 - Does not clear CP_LOCK_ST bit	
		1 - Clears CP_LOCK_ST bit	
STDI DA	ATA_VALID_MB2	The closed of th	R/W
0x45	000 <u>0</u> 0000	INT2 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the INT2 inter-	
	_	and STDI_DATA_VALID_ST will indicate the interrupt status.	
		0 - Disables STDI Data valid interrupt for INT2	
		1 - Enables STDI Data valid interrupt for INT2	
	OCK_MB2	INTO: A A COULT II A AND AND COULT II A AND AND AND AND AND AND AND AND AND A	R/W
0x45	0000 <u>0</u> 000	INT2 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT2 interrupt and CP_UNLOCK_ST will indicate the interrupt status.	l
		0 - Disable CP Unlock interrupt for INT2	
		1 - Enable CP Unlock interrupt for INT2	
CP_LOC			R/W
0x45	00000 <u>0</u> 00	INT2 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT2 interrupt and CP_	LOCK_ST
		will indicate the interrupt status.	
		0 - Disable CP Lock interrupt for INT2	
		1 - Enable CP Lock interrupt for INT2	
STDI DA	TA_VALID_MB1		R/W
0x46	000 <u>0</u> 0000	INT1 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the INT1 inter-	
		and STDI_DATA_VALID_ST will indicate the interrupt status.	•
		0 - Disables STDI Data valid interrupt for INT1	
SD 11111		1 - Enables STDI Data valid interrupt for INT1	1 2 244
	OCK_MB1	INT1 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT1 interrupt and	R/W
0x46	0000 <u>0</u> 000	CP_UNLOCK_ST will indicate the interrupt status.	
		CI_ONLOCK_SI Will indicate the interrupt status.	
		0 - Disable CP Unlock interrupt for INT1	
		1 - Enable CP Unlock interrupt for INT1	
CP_LOC	K_MB1	·	R/W
0x46	00000 <u>0</u> 00	INT1 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT1 interrupt and CP_	LOCK_ST
		will indicate the interrupt status.	
		0 - Disable CP Lock interrupt for INT1	
		1 - Enable CP Lock interrupt for INT1	
MPU ST	IM_INTRQ_RAW	1 - Litable Ci Lock interrupt for invit	R
0x47	<u>0</u> 00000000	Raw status of manual forced interrupt signal.	
		0 - Manual forced interrupt not applied	
		1 - Manual forced interrupt applied	
	IM_INTRQ_ST		R
0x48	<u>0</u> 0000000	Latched signal status of Manual Forced interrupt signal. Once set this bit will remain high until the interrupt has	
		cleared via MPU_STIM_INTRQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt in the control of the control of the interrupt in the control of the cont	mask bit
		0 - Forced manual interrupt event has not occurred.	
		1 - Force manual interrupt even has occurred.	
MPU ST	IM_INTRQ_CLR		SC
0x49	<u>0</u> 0000000	Clear bit for Manual Forced interrupt signal.	
		0 - Does not clear MPU_STIM_INT_ST bit	
		1 - Clears MPU_STIM_INT_ST bit	
	IM_INTRQ_MB2	INTO the stand for Many 16 and the standard and the stand	R/W
0x4A	<u>0</u> 0000000	INT2 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger the INT interrupt and MPLL STIM INTRO ST will indicate the interrupt status.	12
		interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status.	
		0 - Disables Manual forced interrupt for INT2	
		1 - Enables Manual forced interrupt for INT2	
MPU_ST	TIM_INTRQ_MB1		R/W
0x4B	<u>0</u> 0000000	INT1 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger the IN	
		interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status.	
		0 - Disables Manual forced interrupt for INT1 1 - Enables Manual forced interrupt for INT1	

Ю	1	Register Map	
Reg	Bits	Description	
	K_CH1_RAW	low i	R
0x5B	0000 <u>0</u> 000	0 - No change 1 - Channel 1 input has changed from an unlocked state to a locked state	
CP_UNL	OCK_CH1_RAW		R
0x5B	00000 <u>0</u> 00	0 - No change	•
		1 - Channel 1 CP input has changed from a locked state to an unlocked state	
	VALID_CH1_RAW	In the CCTOLO A MINICAL IN THE INC.	R
0x5B	000000 <u>0</u> 0	Raw status of STDI Data Valid for sync channel 1 signal.	
		0 - STDI Data is not valid for sync channel 1 1 - STDI Data is valid for sync channel 1	
CP LOC	L CK_CH1_ST	1 - 31Di Data is valid for syric criaffiler i	R
0x5C	0000 <u>0</u> 000	0 - No change. An interrupt has not been generated from this register.	II
OASC		1 - Channel 1 CP input has caused the decoder to go from an unlocked state to a locked state	
CP_UNL	OCK_CH1_ST		R
0x5C	00000 <u>0</u> 00	0 - No change. An interrupt has not been generated from this register.	
		1 - Channel 1 CP input has changed from a locked state to an unlocked state and has triggered an interru	ıpt
STDI_D\	VALID_CH1_ST		R
0x5C	000000 <u>0</u> 0	Latched signal status of STDI valid for sync channel 1 interrupt signal. Once set this bit will remain high until the has been cleared via STDI_DATA_VALID_CH1_CLR. This bit is only valid if enabled via corresponding the INT1 or interrupt mask bit	
		0 - No STDI valid for sync channel 1 interrupt has occurred.	
CD LOC	CK CH1 CLD	1 - A STDI valid for sync channel 1 interrupt has occurred.	
0x5D	CK_CH1_CLR 0000 0 000	0 - Does not clear	SC
UXSD	0000 <u>0</u> 000	1 - Clears CP_LOCK_CH1_ST	
CP_UNL	OCK_CH1_CLR		SC
0x5D	00000 <u>0</u> 00	0 - Does not clear 1 - Clears CP_UNLOCK_CH1_ST	
און וחדא	 VALID_CH1_CLR		SC
0x5D	000000 <u>0</u> 0	Clear bit for STDI Data valid on sync channel 1 interrupt signal.	J 5C
		0 - Does not clear STDI_DATA_VALID_CH1_ST	
		1 - Clears STDI_DATA_VALID_CH1_ST	
	CK_CH1_MB2	A M I CD LOCK CIM CT	R/W
0x5E	0000 <u>0</u> 000	0 - Masks CP_LOCK_CH1_ST 1 - Unmasks CP_LOCK_CH1_ST	
CP UNI	OCK_CH1_MB2		R/W
0x5E	00000 <u>0</u> 00	0 - Masks CP_UNLOCK_CH1_ST 1 - Unmasks CP_UNLOCK_CH1_ST	1411
		1 - OHIHASKS CF_ONLOCK_CH1_S1	
	VALID_CH1_MB2	INTO: 1 and 1 C CTDID to 111C and 1 and 111C and 1 and 111C and 11	R/W
0x5E	000000 <u>0</u> 0	INT2 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for sync chan interrupt will trigger the INT2 interrupt and STDI_DATA_VALID_CH1_ST will indicate the interrupt status.	nei i
		0 - Disables STDI Data valid for sync channel 1 interrupt for INT2 1 - Enables STDI Data valid for sync channel 1 interrupt for INT2	
CP LOC	IK_CH1_MB1	1. Enables 5.5. Butta raina for Syme entainer i interrupt for itit2	R/W
0x5F	0000 <u>0</u> 000	0 - Masks CP_LOCK_CH1_ST	.,,,,
		1 - Unmasks CP_LOCK_CH1_ST	
CP_UNL	OCK_CH1_MB1		R/W
0x5F	00000 <u>0</u> 00	0 - Masks CP_UNLOCK_CH1_ST 1 - Unmasks CP_UNLOCK_CH1_ST	
STDL DI	 VALID_CH1_MB1		R/W
الا_الا _ 0x5F	00000000	INT1 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for sync chan	
0,01	333333 <u>3</u> 0	interrupt will trigger the INT1 interrupt and STDI_DATA_VALID_CH1_ST will indicate the interrupt status.	iici i
		0 - Disables STDI Data valid for sync channel 1 interrupt for INT1 1 - Enables STDI Data valid for sync channel 1 interrupt for INT1	
	1	1. Endoies 3 to toutal value for sync chariner i interrupt for invit	

Reg ISRC2_F 0x60	PCKT_RAW	Description	
0x60	00000000		R
	<u>0</u> 0000000	Raw status signal of International Standard Recording Code 2 (ISRC2) Packet detection signal. 0 - No ISRC2 packets received since the last HDMI packet detection reset.	
		1 - ISRC2 packets have been received. This bit will reset to zero after an HDMI packet detection reset or up writing to ISRC2_PACKET_ID.	oon
ISRC1 D	 PCKT_RAW	WITHING TO ISRC2_PACKET_ID.	R
0x60	0 0 000000	Raw status signal of International Standard Recording Code 1 (ISRC1) Packet detection signal.	l u
oxec .	0 <u>0</u> 00000	 0 - No ISRC1 packets received since the last HDMI packet detection reset. 1 - ISRC1 packets have been received. This bit will reset to zero after an HDMI packet detection reset or up writing to ISRC1_PACKET_ID. 	oon
ACP PC	KT_RAW	,g to ioner_interact_or	R
0x60	00000000	Raw status signal of Audio Content Protection Packet detection signal.	
		0 - No ACP packet received within the last 600 ms or since the last HDMI packet detection reset. 1 - ACP packets have been received within the last 600 ms. This bit will reset to zero after an HDMI packet detection reset or upon writing to ACP_PACKET_ID.	
VS_INFO			R
0x60	000 <u>0</u> 0000	Raw status signal of Vendor specific Infoframe detection signal.	
		 0 - No new VS infoframe has been received since the last HDMI packet detection reset. 1 - A new VS infoframe has been received. This bit will reset to zero after an HDMI packet detection reset of writing to VS_PACKET_ID. 	or upon
MS_INF	O_RAW		R
0x60	0000 <u>0</u> 0000	Raw status signal of MPEG Source Infoframe detection signal.	
		 0 - No source product description Infoframe received within the last three VSyncs or since the last HDMI production reset. 1 - MPEG Source InfoFrame received. This bit will reset to zero after an HDMI packet detection reset or upowriting to MS_PACKET_ID. 	
SPD_INI	FO_RAW		R
0x60	00000 <u>0</u> 00	Raw status of SPD Infoframe detected signal. 0 - No source product description InfoFrame received since the last HDMI packet detection reset.	
ALIDIO	INFO DAW	1 - Source product description InfoFrame received. This bit will reset to zero after an HDMI packet detection upon writing to SPD_PACKET_ID.	_
0x60	INFO_RAW 000000 <u>0</u> 0	Raw status of Audio InfoFrame detected signal.	R
0.000	000000 <u>0</u> 0	 0 - No AVI InfoFrame has been received within the last three VSyncs or since the last HDMI packet detection. 1 - An Audio InfoFrame has been received within the last three VSyncs. This bit will reset to zero on the for VSync leading edge following an Audio InfoFrame, after an HDMI packet detection reset or upon writing AUD_PACKET_ID. 	urth
AVI_INF			R
0x60	0000000 <u>0</u>	Raw status of AVI InfoFrame detected signal. This bit is set to one when an AVI InfoFrame is received and is reset no AVI InfoFrame is received for more than 7 VSyncs (on the eighth VSync leading edge following the last receiv InfoFrame), after an HDMI packet detection reset or upon writing to AVI_PACKET_ID.	ed AVI
105.5		0 - No AVI InfoFrame has been received within the last seven VSyncs or since the last HDMI packet detecti 1 - An AVI InfoFrame has been received within the last seven VSyncs	_
	PCKT_ST	The Late Concentration of the	R
0x61	<u>0</u> 0000000	Latched status of ISRC2 Packet detected interrupt signal. Once set this bit will remain high until the interrupt has cleared via ISRC2_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask in the interrupt generated from this register	
	<u> </u>	1 - ISRC2_PCKT_RAW has changed. Interrupt has been generated.	
	PCKT_ST		R
0x61	0 <u>0</u> 000000	Latched status of ISRC1 Packet detected interrupt signal. Once set this bit will remain high until the interrupt has cleared via ISRC1_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask I 0 - No interrupt generated from this register 1 - ISRC1_PCKT_RAW has changed. Interrupt has been generated.	

10		Register Map	
Reg	Bits	Description	
ACP_PC	KT_ST		R
0x61	00 <u>0</u> 00000	Latched status of Audio Content Protection Packet detected interrupt signal. Once set this bit will remain high interrupt has been cleared via ACP_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or IN interrupt mask bit	
		0 - No interrupt generated from this register 1 - ACP_PCKT_RAW has changed. Interrupt has been generated.	
VS_INFO	D_ST		R
0x61	000 <u>0</u> 0000	Latched status of Vendor Specific Infoframe detected interrupt signal. Once set this bit will remain high until the has been cleared via VS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt.	
		0 - No interrupt generated from this register 1 - VS_INFO_RAW has changed. Interrupt has been generated.	
MS_INF	O ST	. vo_nwo_nwww.as enanged.interrupt has been generated.	R
0x61	0000 <u>0</u> 000	Latched status of MPEG Source Infoframe detected interrupt signal. Once set this bit will remain high until the has been cleared via MS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt	interrupt
		0 - No interrupt generated from this register 1 - MS_INFO_RAW has changed. Interrupt has been generated.	
SPD_INI	O_ST		R
0x61	00000 <u>0</u> 00	Latched status of SPD Infoframe detected interrupt signal. Once set this bit will remain high until the interrupt cleared via SPD_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask by the interrupt m	
		0 - No interrupt generated from this register 1 - SPD_INFO_RAW has changed. Interrupt has been generated.	
AUDIO	INFO_ST	1 51 5_111 5_1111 has change as interruptinas seein generated.	R
0x61	000000 <u>0</u> 0	Latched status of Audio Infoframe detected interrupt signal. Once set this bit will remain high until the interrupt been cleared via AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt.	pt has
		0 - No interrupt generated from this register 1 - AUDIO_INFO_RAW has changed. Interrupt has been generated.	
AVI_INF			R
0x61	0000000 <u>0</u>	Latched status of AVI_INFO_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 into bit. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR. 0 - AVI_INFO_RAW has not changed state 1 - AVI_INFO_RAW has changed state	errupt mask
ISRC2_P	CKT_CLR		SC
0x62	<u>0</u> 0000000	Clear bit for ISRC2 Packet detection interrupt signal.	
		0 - Does not clear 1 - Clears ISRC1_PCKT_ST	
ISRC1 P	CKT_CLR	1 Cicuis isinci_i cici_s	SC
0x62	0 <u>0</u> 000000	Clear bit for ISRC1 Packet detection interrupt signal.	<u> </u>
		0 - Does not clear ISRC1_INFO_ST 1 - Clears ISRC1_INFO_ST	
ACP_PC	KT_CLR		SC
0x62	00 <u>0</u> 00000	Clear bit for Audio Content Protection Packet detected interrupt signal. 0 - Does not clear ACP_INFO_ST	
		1 - Clears ACP_INFO_ST	
VS_INFO	O_CLR		SC
0x62	000 <u>0</u> 0000	Clear bit for Vendor Specific Infoframe interrupt signal.	
		0 - Does not clear VS_INFO_ST 1 - Clears VS_INFO_ST	
MS_INF	O_CLR		SC
0x62	0000 <u>0</u> 000	Clear bit for MPEG Source Infoframe interrupt signal.	
		0 - Does not clear MS_INFO_ST 1 - Clears MS_INFO_ST	
SPD_INI			SC
0x62	00000 <u>0</u> 00	Clear bit for SPD Infoframe interrupt signal.	
		0 - Does not clear SPD_INFO_ST 1 - Clears SPD_INFO_ST	

Ю		Register Map	
Reg	Bits	Description	
	_INFO_CLR		SC
0x62	000000 <u>0</u> 0	Clear bit for Audio Infoframe interrupt signal.	
		0 - Does not clear AUDIO_INFO_ST	
		1 - Clears AUDIO_INFO_ST	
AVI_INF	EO CLB	1 - Clears Aodio_livi o_31	SC
0x62	0000000 <u>0</u>	Clear bit for AVI_INFO_RAW and AVI_INFO_ST bits.	30
0.02	<u>o</u>	Cical bictor Avi_IIV O_IIAW and Avi_IIV O_51 bits.	
		0 - No function	
		1 - Clear AVI_INFO_RAW and AVI_INFO_ST	
ISRC2_F	PCKT_MB2		R/W
0x63	<u>0</u> 00000000	INT2 interrupt mask for ISRC2 Packet detection interrupt. When set the ISRC2 Packet detection interrupt will tri	gger the
		INT2 interrupt and ISRC2_INFO_ST will indicate the interrupt status.	
		0 - Disables ISRC2 Infoframe detection interrupt for INT2	
		1 - Enables ISRC2 Infoframe detection interrupt for INT2	
	PCKT_MB2		R/W
0x63	0 <u>0</u> 000000	INT2 interrupt mask for ISRC1 Packet detection interrupt. When set the ISRC1 Packet detection interrupt will tri	gger the
		INT2 interrupt and ISRC1_INFO_ST will indicate the interrupt status.	
		0 - Disables ISRC1 Infoframe detection interrupt for INT2	
		1 - Enables ISRC1 Infoframe detection interrupt for INT2	
ACP PC	 CKT_MB2	1 Enables is not informatic detection interrupt for livi2	R/W
0x63	00 <u>0</u> 00000	INT2 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content Prot	
0.00		Infoframe detection interrupt will trigger the INT2 interrupt and ACP_INFO_ST will indicate the interrupt status	
		ο το το το το την ο το την ο το την ο το τ	
		0 - Disables Audio Content Protection Infoframe detection interrupt for INT2	
		1 - Enables Audio Content Protection Infoframe detection interrupt for INT2	
VS_INFO	O_MB2		R/W
0x63	000 <u>0</u> 0000	INT2 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific Infoframe	detection
		interrupt will trigger the INT2 interrupt and VS_INFO_ST will indicate the interrupt status.	
		0 - Disables Vendor Specific Infoframe detection interrupt for INT2	
MS_INF	O MP2	1 - Enables Vendor Specific Infoframe detection interrupt for INT2	R/W
0x63	0000 <u>0</u> 000	INT2 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG Source Infoframe detection	
UXUJ	0000 <u>0</u> 000	interrupt will trigger the INT2 interrupt and MS_INFO_ST will indicate the interrupt status.	Ction
		interrupt will digger the inversible that majorith o_5 in malieute the interrupt status.	
		0 - Disables MPEG source Info frame detection interrupt for INT2	
		1 - Enables MPEG source Info frame detection interrupt for INT2	
SPD_INI	FO_MB2		R/W
0x63	00000 <u>0</u> 00	INT2 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt wil	
		the INT2 interrupt and SPD_INFO_ST will indicate the interrupt status.	
		0 - Disables SPD Info frame detection interrupt for INT2	
A118:5	1150 155	1 - Enables SPD Info frame detection interrupt for INT2	2.5
	INFO_MB2	INITO intermediate Analysis Informacy Department of Million and A. P. J. C. C. J. C. C. L. C.	R/W
0x63	000000 <u>0</u> 0	INT2 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection interrupt	WIII
		trigger the INT2 interrupt and AVI_INFO_ST will indicate the interrupt status.	
		0 - Disables AUDIO Info frame detection interrupt for INT2	
		1 - Enables AUDIO Info frame detection interrupt for INT2	
AVI INF	O_MB2		R/W
0x63		INT2 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will caus	
	0000000 0		
	0000000 <u>0</u>	AVI_INFO_ST to be set and an interrupt will be generated on INT2.	
	0000000 <u>0</u>	· ·	
	0000000 <u>0</u>	· ·	
	_	AVI_INFO_ST to be set and an interrupt will be generated on INT2.	
ISRC2_F	0000000 <u>0</u>	AVI_INFO_ST to be set and an interrupt will be generated on INT2. 0 - Disables AVI Info frame detection interrupt for INT2 1 - Enables AVI Info frame detection interrupt for INT2	R/W
ISRC2_F 0x64	_	AVI_INFO_ST to be set and an interrupt will be generated on INT2. 0 - Disables AVI Info frame detection interrupt for INT2 1 - Enables AVI Info frame detection interrupt for INT2 INT1 interrupt mask for ISRC2 Infoframe detection interrupt. When set the ISRC2 Infoframe detection interrupt	
	PCKT_MB1	AVI_INFO_ST to be set and an interrupt will be generated on INT2. 0 - Disables AVI Info frame detection interrupt for INT2 1 - Enables AVI Info frame detection interrupt for INT2	
	PCKT_MB1	AVI_INFO_ST to be set and an interrupt will be generated on INT2. 0 - Disables AVI Info frame detection interrupt for INT2 1 - Enables AVI Info frame detection interrupt for INT2 INT1 interrupt mask for ISRC2 Infoframe detection interrupt. When set the ISRC2 Infoframe detection interrupt the INT1 interrupt and ISRC2_INFO_ST will indicate the interrupt status.	
	PCKT_MB1	AVI_INFO_ST to be set and an interrupt will be generated on INT2. 0 - Disables AVI Info frame detection interrupt for INT2 1 - Enables AVI Info frame detection interrupt for INT2 INT1 interrupt mask for ISRC2 Infoframe detection interrupt. When set the ISRC2 Infoframe detection interrupt	

10	1	Register Map	
Reg	Bits	Description	
	CKT_MB1	INTA transfer of Colons and Colon	R/W
0x64	0 <u>0</u> 000000	INT1 interrupt mask for ISRC1 Infoframe detection interrupt. When set the ISRC1 Infoframe detection interrupt the INT1 interrupt and ISRC1_INFO_ST will indicate the interrupt status.	: will trigger
		0 - Disables ISRC1 Infoframe detection interrupt for INT1	
		1 - Enables ISRC1 Infoframe detection interrupt for INT1	
ACP_PCI			R/W
0x64	00 0 00000	INT1 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content Protected Packet detection interrupt will trigger the INT1 interrupt and ACP_INFO_ST will indicate the interrupt status. 0 - Disables Audio Content Protection Infoframe detection interrupt for INT1	tection
		1 - Enables Audio Content Protection Infoframe detection interrupt for INT1	
VS_INFO			R/W
0x64	000 <u>0</u> 0000	INT1 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific Infoframe interrupt will trigger the INT1 interrupt and VS_INFO_ST will indicate the interrupt status.	detection
		0 - Disables Vendor Specific Infoframe detection interrupt for INT1	
		1 - Enables Vendor Specific Infoframe detection interrupt for INT1	
MS_INFO	_		R/W
0x64	0000 <u>0</u> 000	INT1 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG source Infoframe detection interrupt will trigger the INT1 interrupt and MS_INFO_ST will indicate the interrupt status.	ection
		0 - Disables MPEG source Infoframe detection interrupt for INT1	
		1 - Enables MPEG source Infoframe detection interrupt for INT1	
SPD_INF		Investor and consider the second seco	R/W
0x64	00000 <u>0</u> 00	INT1 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt wi the INT1 interrupt and SPD_INFO_ST will indicate the interrupt status.	ll trigger
		0 - Disables SPD Info frame detection interrupt for INT1	
		1 - Enables SPD Info frame detection interrupt for INT1	
	NFO_MB1		R/W
0x64	000000 <u>0</u> 0	INT1 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection interrupt trigger the INT1 interrupt and AVI_INFO_ST will indicate the interrupt status.	t will
		0 - Disables AUDIO Info frame detection interrupt for INT1	
		1 - Enables AUDIO Info frame detection interrupt for INT1	•
AVI_INFO			R/W
0x64	0000000 <u>0</u>	INT1 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will caus AVI_INFO_ST to be set and an interrupt will be generated on INT1.	se
		0 - Disables AVI Info frame detection interrupt for INT1	
		1 - Enables AVI Info frame detection interrupt for INT1	
	A_VALID_RAW		R
0x65	<u>0</u> 0000000	Raw status signal of Channel Status Data Valid signal. 0 - Channel status data is not valid	
		1 - Channel status data is not valid	
INTERNA	L_MUTE_RAW	1 Chamile States and 15 Faile	R
0x65	0 <u>0</u> 000000	Raw status signal of Internal Mute signal.	
		0 - Audio is not muted 1 - Audio is muted	
AV_MUT	F RΔW	1 - Addio is Muted	R
0x65	00 <u>0</u> 00000	Raw status signal of AV Mute detection signal.	I II
		0 - No AV mute raw received since last HDMI reset condition 1 - AV mute received	_
	CH_MD_RAW	Day, which is a single in direction while layer through the of the conditions of the	R
0x65	000 <u>0</u> 0000	Raw status signal indicating the layout value of the audio packets that were last received 0 - The last audio packets received have a layout value of 1. (e.g. Layout-1 corresponds to 2-channel audion to 2 - channel audi	io when
		Audio Sample packets are received). 1 - The last audio packets received have a layout value of 0 (e.g. Layout-0 corresponds to 8-channel audio Audio Sample packets are received).	o when
HDMI M	I IODE_RAW		R
0x65	0000 <u>0</u> 000	Raw status signal of HDMI Mode signal.	
		0 - DVI is being received 1 - HDMI is being received	

Ю		Register Map	
Reg	Bits	Description	
	L_PCKT_RAW		R
0x65	00000 <u>0</u> 00	Raw status signal of General Control Packet detection signal.	
		0 - No general control packets received since the last HDMI reset condition	
		1 - General control packets received	
AUDIO_	C_PCKT_RAW	. Series a control pacific received	R
0x65	000000 <u>0</u> 0	Raw status signal of Audio Clock Regeneration Packet detection signal.	_
		0 - No audio clock regeneration packets received since the last HDMI reset condition	
CAMIT	_MDATA_RAW	1 - Audio clock regeneration packets received	R
0x65	0000000 <u>0</u>	Raw status signal of Gamut Metadata Packet detection signal.	n
CACS		naw status signal of Garriat metadata rachet detection signal.	
		0 - No Gamut Metadata packet has been received in the last video frame or since the last HDMI packet de	etection
		reset.	
		1 - A Gamut Metadata packet has been received in the last video frame. This bit will reset to zero after an	HDMI
CC DAT	A VALID CT	packet detection reset or upon writing to GAMUT_PACKET_ID.	I n
	A_VALID_ST	Latched status of Channel Status Data Valid interrupt signal. Once set this bit will remain high until the interrupt	R
0x66	<u>0</u> 0000000	cleared via ICS_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt	
		The state of the s	
		0 - CS_DATA_VALID_RAW has not changed. An interrupt has not been generated.	
		1 - CS_DATA_VALID_RAW has changed. An interrupt has been generated.	
	AL_MUTE_ST		R
0x66	0 <u>0</u> 000000	Latched status of Internal Mute interrupt signal. Once set this bit will remain high until the interrupt has been of	cleared via
		INTERNAL_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - INTERNAL_MUTE_RAW has not changed. An interrupt has not been generated.	
		1 - INTERNAL_MUTE_RAW has changed. An interrupt has been generated.	
AV_MUT	TE_ST		R
0x66	00 <u>0</u> 00000	Latched status of AV Mute detected interrupt signal. Once set this bit will remain high until the interrupt has be	
		cleared via AV_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	t
		O AV MUTE DAW has not show and An interwrent has not been approved	
		0 - AV_MUTE_RAW has not changed. An interrupt has not been generated. 1 - AV_MUTE_RAW has changed. An interrupt has been generated.	
AUDIO (L CH_MD_ST	1 - AV_MOTE_NAW has changed. An interrupt has been generated.	R
0x66	00000000	Latched status of Audio Channel mode interrupt signal. Once set this bit will remain high until the interrupt ha	
	_	cleared via AUDIO_CH_MD_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt m	
		0 - AUDIO_CH_MD_RAW has not changed. An interrupt has not been generated.	
	l Mode_st	1 - AUDIO_MODE_CHNG_RAW has changed. An interrupt has been generated.	R
0х66	00000000	Latched status of HDMI Mode interrupt signal. Once set this bit will remain high until the interrupt has been clear	
300		HDMI_MODE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - HDMI_MODE_RAW has not changed. An interrupt has not been generated.	
CEN CE	I DOWE SE	1 - (No Suggestions) has changed. An interrupt has been generated.	l n
	L_PCKT_ST	Latched status of General Control Packet interrupt signal. Once set this bit will remain high until the interrupt h	R
0x66	00000 <u>0</u> 00	cleared via GEN_CTL_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt m	
		The same of the sa	
		0 - GEN_CTL_PCKT_RAW has not changed. Interrupt has not been generated from this register.	
		1 - GEN_CTL_PCKT_RAW has changed. Interrupt has been generated from this register.	
	C_PCKT_ST		R
0x66	0000000 <u>0</u> 0	Latched status of Audio Clock Regeneration Packet interrupt signal. Once set this bit will remain high until the	
		has been cleared via AUDIO_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 inte	rrupt mask
		0 - AUDIO_C_PCKT_RAW has not changed. Interrupt has not been generated from this register	
	<u> </u>	1 - AUDIO_C_PCKT_RAW has changed. Interrupt has been generated from this register.	
	_MDATA_ST		R
0x66	0000000 <u>0</u>	Latched status of Gamut Metadata Packet detected interrupt signal. Once set this bit will remain high until the	
		has been cleared via GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or	INT2
		interrupt mask bit	
		0 - GAMUT_MDATA_RAW has not changed. Interrupt has not been generated from this register	
		1 - GAMUT_MDATA_RAW has changed. Interrupt has been generated from this register.	
	I	general	

Ю	•	Register Map	
Reg	Bits	Description	
	A_VALID_CLR		SC
0x67	<u>0</u> 00000000	Clear bit for Channel Status Data Valid interrupt signal.	
		0 - Does not clear	
		1 - Clears CS_DATA_VALID_ST	
INTERNA	AL_MUTE_CLR	T Clears CS_DTINTTILLD_ST	SC
0x67	0 <u>0</u> 000000	Clear bit for Internal Mute interrupt signal.	
	_		
		0 - Does not clear INTERNAL_MUTE_ST	
		1 - Clears INTERNAL_MUTE_ST	•
AV_MUT			SC
0x67	00 <u>0</u> 00000	Clear bit for AV Mute Detected interrupt signal.	
		0 - Does not clear AV_MUTE_ST	
		1 - Clears AV_MUTE_ST	
AUDIO	CH_MD_CLR	T Clears Av_More_st	SC
0x67	000 <u>0</u> 0000	Clear bit for Audio Channel mode interrupt signal.	
	_		
		0 - Does not clear AUDIO_CH_MD_ST	
		1 - Clears AUDIO_CH_MD_ST	
	MODE_CLR		SC
0x67	0000 <u>0</u> 000	Clear bit for HDMI Mode interrupt signal.	
		0 - Does not clear HDMI_MODE_ST	
		1 - Clears HDMI_MODE_ST	
GEN CT	L_PCKT_CLR	T Clears TID MI_MODE_ST	SC
0x67	00000 <u>0</u> 00	Clear bit for General Control Packet detection interrupt signal.	
		0 - Does not clear GEN_CTL_PCKT_ST	
		1 - Clears GEN_CTL_PCKT_ST	
	C_PCKT_CLR	Charles C. A. P. Chall Danner C. Dada da de arte de arte de	SC
0x67	000000 <u>0</u> 0	Clear bit for Audio Clock Regeneration Packet detection interrupt signal.	
		0 - Does not clear AUDIO_C_PCKT_ST	
		1 - Clears AUDIO_C_PCKT_ST	
GAMUT_	_MDATA_CLR		SC
0x67	00000000 <u>0</u>	Clear bit for Gamut Metadata Packet detection interrupt signal.	
		0 - Does not clear GAMUT_MDATA_ST	
CC DAT	A VALID AAD2	1 - Clears GAMUT_MDATA_ST	D/M
0x68	A_VALID_MB2 00000000	INT2 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid interrupt wi	R/W
0,000	<u>o</u> 00000000	the INT2 interrupt and CS_DATA_VALID_ST will indicate the interrupt status.	ii tiiggei
		0 - Disables Channel Status Data Valid interrupt for INT2	
		1 - Enables Channel Status Data Valid interrupt for INT2	
	AL_MUTE_MB2	INTEREST.	R/W
0x68	0 <u>0</u> 000000	INT2 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the INT2 interru	ıpt and
		INTERNAL_MUTE_ST will indicate the interrupt status.	
		0 - Disables Internal Mute interrupt for INT2	
		1 - Enables Internal Mute interrupt for INT2	
AV_MUT	TE_MB2		R/W
0x68	00 <u>0</u> 00000	INT2 interrupt mask for AV Mute detected interrupt. When set the AV Mute detected interrupt will trigger the IN	Γ2
		interrupt and AV_MUTE_ST will indicate the interrupt status.	
		0 - Disables AV Mute detected interrupt for INT2	
		1 - Enables AV Mute detected interrupt for INT2	
AUDIO	L CH_MD_MB2	1 Enables 74 Mate detected interrupt for INT2	R/W
0x68	000 <u>0</u> 0000	INT2 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will trigger	
		interrupt and AUDIO_CH_MD_ST will indicate the interrupt status.	-
		0 - Disables Audio Channel Mode interrupt for INT2	
		1 - Enables Audio Channel Mode interrupt for INT2	

Ю		Register Map
Reg	Bits	Description
<u> HDMI_N</u> 0x68	0000 <u>0</u> 000	R/W INT2 interrupt mask for HDMI Mode interrupt. When set the HDMI Mode interrupt will trigger the INT2 interrupt and
onec.		HDMI_MODE_ST will indicate the interrupt status.
		O. Disables HDMI Made interrupt for INTO
		0 - Disables HDMI Mode interrupt for INT2 1 - Enables HDMI Mode interrupt for INT2
GEN_CT	L_PCKT_MB2	R/W
0x68	00000 <u>0</u> 00	INT2 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet detection
		interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt status.
		0 - Disables General Control Packet detection interrupt for INT2
		1 - Enables General Control Packet detection interrupt for INT2
AUDIO_0	C_PCKT_MB2	R/W INT2 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock Regeneration
UXO8	000000 <u>0</u> 0	Packet detection interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt status.
		0 - Disables Audio Clock Regeneration Packet detection interrupt for INT2
C	110.171 1100	1 - Enables Audio Clock Regeneration Packet detection interrupt for INT2
0x68	_MDATA_MB2	INT2 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet detection
UXUO	0000000 <u>0</u>	interrupt will trigger the INT2 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt status.
		0 - Disables Gamut Metadata Packet detection interrupt for INT2
CC DAT	A \/ALID AAD1	1 - Enables Gamut Metadata Packet detection interrupt for INT2
0x69	A_VALID_MB1 00000000	R/W INT1 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid interrupt will trigger
0.009	<u>0</u> 0000000	the INT1 interrupt and CS_DATA_VALID_ST will indicate the interrupt status.
		0 - Disables Channel Status Data Valid interrupt for INT1
INITEDAL	AL AALITE AAD1	1 - Enables Channel Status Data Valid interrupt for INT1
0x69	AL_MUTE_MB1 0000000	R/W INT1 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the INT1 interrupt and
OXOD	0 <u>0</u> 000000	INTERNAL_MUTE_ST will indicate the interrupt status.
		O. D. III. MANA A. I.A. A. I.A. A. G. INITA
		0 - Disables AV Mute detected interrupt for INT1 1 - Enables AV Mute detected interrupt for INT1
AV_MUT	TE_MB1	R/W
0x69	00 <u>0</u> 00000	INT1 interrupt mask for AV Mute detected interrupt. When set the AV Mute detected interrupt will trigger the INT1 interrupt and AV_MUTE_ST will indicate the interrupt status.
		0 - Disables AV Mute detected interrupt for INT1 1 - Enables AV Mute detected interrupt for INT1
AUDIO_	CH_MD_MB1	R/W
0x69	000 <u>0</u> 0000	INT1 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will trigger the INT1
		interrupt and AUDIO_CH_MD_ST will indicate the interrupt status.
		0 - Disables Audio Channel Mode interrupt for INT1
		1 - Enables Audio Channel Mode interrupt for INT1
	MODE_MB1	R/W
0x69	0000 <u>0</u> 000	INT1 interrupt mask for HDMI Mode detection interrupt. When set the HDMI Mode interrupt will trigger the INT1 interrupt and HDMI_MODE_ST will indicate the interrupt status.
		0 - Disables HDMI Mode interrupt for INT1
		1 - Enables HDMI Mode interrupt for INT1
	L_PCKT_MB1	R/W
0x69	00000 <u>0</u> 00	INT1 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet detection interrupt will trigger the INT1 interrupt and GEN_CTL_PCKT_ST will indicate the interrupt status.
		0 - Disables General Control Packet detection interrupt for INT1
		1 - Enables General Control Packet detection interrupt for INT1
	C_PCKT_MB1	R/W
0x69	000000 <u>0</u> 0	INT1 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock Regeneration Packet detection interrupt will trigger the INT1 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt status.
		0 - Disables Audio Clock Regeneration Packet detection interrupt for INT1 1 - Enables Audio Clock Regeneration Packet detection interrupt for INT1

Ю	_	Register Map	
Reg	Bits	Description	
	_MDATA_MB1	INTEGRAL AND A CONTRACTOR OF THE PART OF T	R/W
0x69	0000000 <u>0</u>	INT1 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet detection interrupt will trigger the INT1 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	tection
		0 - Disables Gamut Metadata Packet detection interrupt for INT1 1 - Enables Gamut Metadata Packet detection interrupt for INT1	
CABLE_	DET_B_RAW		R
0x6A	<u>0</u> 0000000	Raw status of Port B +5 V cable detection signal.	
T1 10 601		0 - No cable detected on Port B 1 - Cable detected on Port B (High level on RXB_5V)	1.
Ox6A	L_LCK_A_RAW 0000000	A woodback to indicate the your status of the yout A TANDS DLL leak signal	R
UXBA	0 <u>0</u> 000000	A readback to indicate the raw status of the port A TMDS PLL lock signal. 0 - TMDS PLL on port A is not locked	
TMDCDI	_L _L_LCK_B_RAW	1 - TMDS PLL on port A is locked to the incoming clock	R
0x6A	00 <u>0</u> 00000	A readback to indicate the raw status of the port B TMDS PLL lock signal.	n n
		0 - TMDS PLL on port B is not locked 1 - TMDS PLL on port B is locked to the incoming clock	
TMDS_C	CLK_A_RAW		R
0x6A	000 <u>0</u> 0000	Raw status of Port A TMDS Clock detection signal.	
		0 - No TMDS clock detected on port A 1 - TMDS clock detected on port A	1.
	CLK_B_RAW	Days status of Dayt D.TMDC Clask datastion signal	R
0x6A	0000 <u>0</u> 000	Raw status of Port B TMDS Clock detection signal.	
VIDEO :	3D_RAW	0 - No TMDS clock detected on port B 1 - TMDS clock detected on port B	R
0x6A	00000 <u>0</u> 00	Raw status of the Video 3D signal.	n
UXUA	00000 <u>0</u> 00	0 - Video 3D not detected	
		1 - Video 3D detected	
V_LOCK	ED_RAW		R
0x6A	000000 <u>0</u> 0	Raw status of the Vertical Sync Filter Locked signal.	
		0 - Vertical sync filter has not locked and vertical sync parameters are not valid 1 - Vertical sync filter has locked and vertical sync parameters are valid	1.
	EN_LCK_RAW	De la contra de la DE la contra de la circal	R
0x6A	0000000 <u>0</u>	Raw status of the DE regeneration lock signal. 0 - DE regeneration block has not been locked	
		1 - DE regeneration block has been locked to the incoming DE signal	
CABLE_	DET_B_ST		R
0x6B	<u>0</u> 0000000	Latched status for Port B +5V cable detection interrupt signal. Once set this bit will remain high until the interrupt been cleared via CABLE_DET_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru	•
		0 - CABLE_DET_B_RAW has not changed. Interrupt has not been generated from this register. 1 - CABLE_DET_B_RAW has changed. Interrupt has been generated from this register.	
TMDSPL	_L_LCK_A_ST		R
0x6B	0 <u>0</u> 000000	Latched status of Port A TMDS PLL Lock interrupt signal. Once set this bit will remain high until the interrupt his cleared via TMDSPLL_LCK_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt	
		0 - TMDSPLL_LCK_A_RAW has not changed. An interrupt has not been generated. 1 - TMDSPLL_LCK_A_RAW has changed. An interrupt has been generated.	
TMDSPL	L_LCK_B_ST		R
0x6B	00 <u>0</u> 00000	Latched status of Port B TMDS PLL Lock interrupt signal. Once set this bit will remain high until the interrupt has cleared via TMDSPLL_LCK_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt	
		0 - TMDSPLL_LCK_B_RAW has not changed. An interrupt has not been generated. 1 - TMDSPLL_LCK_B_RAW has changed. An interrupt has been generated.	
	T.	_ = = = 5	

Ю	_	Register Map	
Reg	Bits	Description	1.5
0x6B	000 <u>0</u> 0000	Latched status of Port A TMDS Clock Detection interrupt signal. Once set this bit will remain high until the interbeen cleared via TMDS_CLK_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru	
		0 - TMDS_CLK_A_RAW has not changed. An interrupt has not been generated. 1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.	
TMDS_C	CLK_B_ST		R
0x6B	0000 <u>0</u> 000	Latched status of Port B TMDS Clock Detection interrupt signal .Once set this bit will remain high until the interbeen cleared via TMDS_CLK_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru 0 - TMDS_CLK_B_RAW has not changed. An interrupt has not been generated.	
		1 - TMDS_CLK_B_RAW has changed. An interrupt has been generated.	
VIDEO_3	3D_ST		R
0x6B	00000 <u>0</u> 00	Latched status for the Video 3D interupt. Once set this bit will remain high until the interrupt has been cleared VIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	d via
		0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated.	
V_LOCK	ED_ST		R
0x6B	000000 <u>0</u> 0	Latched status for the Vertical Sync Filter Locked interrupt. Once set this bit will remain high until the interrupt cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask 0 - V_LOCKED_RAW has not changed. An interrupt has not been generated.	
DE DEC	The LCK ST	1 - V_LOCKED_RAW has changed. An interrupt has been generated.	1.5
0x6B	0000000 <u>0</u>	Latched status for DE Regeneration Lock interrupt signal. Once set this bit will remain high until the interrupt cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt r	
		0 - DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated.	
	DET_B_CLR	Close hit for Dout D. LEV coble detection intervent signal	SC
0x6C	<u>0</u> 0000000	Clear bit for Port B +5V cable detection interrupt signal. 0 - Does not clear 1 - Clears CABLE_DET_B_ST	
TMDSPL	L_LCK_A_CLR		SC
0x6C	0 <u>0</u> 000000	Clear bit for Port A TMDS PLL Lock interrupt signal. 0 - Does not clear TMDSPLL_LCK_A_ST	
		1 - Clears TMDSPLL_LCK_A_ST	
	L_LCK_B_CLR		SC
0x6C	00 <u>0</u> 00000	Clear bit for Port B TMDS PLL Lock interrupt signal. 0 - Does not clear TMDSPLL_LCK_B_ST 1 - Clears TMDSPLL_LCK_B_ST	
TMDS C	L CLK_A_CLR	1 - Cledis HMDSI EL_ECI_D_SI	SC
0x6C	000 <u>0</u> 0000	Clear bit for Port A TMDS Clock Detection interrupt signal. 0 - Does not clear TMDS_CLK_A_ST	
		1 - Clears TMDS_CLK_A_ST	
TMDS_C	CLK_B_CLR		SC
0x6C	0000 <u>0</u> 000	Clear bit for Port B TMDS Clock Detection interrupt signal.	
		0 - Does not clear TMDS_CLK_B_ST 1 - Clears TMDS_CLK_B_ST	
VIDEO_3	3D_CLR		SC
0x6C	00000 <u>0</u> 00	Clear bit for Video 3D Interrupt	
		0 - Does not clear VIDEO_3D_ST 1 - Clears VIDEO_3D_ST	
V_LOCK	ED_CLR		SC
0x6C	000000 <u>0</u> 0	Clear bit for Vertical Sync Filter Locked Interrupt	
		0 - Does not clear V_LOCKED_ST 1 - Clears V_LOCKED_ST	

Ю		Register Map	
Reg	Bits	Description	
	EN_LCK_CLR		SC
0x6C	0000000 <u>0</u>	Clear bit for DE Regeneration Lock interrupt signal.	
		0 - Does not clear DE_REGEN_LCK_ST	
		1 - Clears DE_REGEN_LCK_ST	
CABLE	DET_B_MB2		R/W
0x6D	<u>0</u> 0000000	INT2 interrupt mask for Port B +5V cable detection interrupt. When set the Port B +5V cable detection interrupt trigger the INT2 interrupt and CABLE_DET_B_ST will indicate the interrupt status.	ot will
		0 - Disables Port B +5V Cable Detection interrupt for INT2 1 - Enables Port B +5V Cable Detection interrupt for INT2	
TMDSPL	L_LCK_A_MB2		R/W
0x6D	0 <u>0</u> 000000	INT2 interrupt mask for Port ATMDS PLL Lock interrupt. When set the Port ATMDS PLL Lock interrupt will trigginterrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status.	ger the INT2
		0 - Disables Port A TMDSPLL Lock interrupt for INT2 1 - Enables Port A TMDSPLL Lock interrupt for INT2	
TMDSPL	L_LCK_B_MB2		R/W
0x6D	00 <u>0</u> 00000	INT2 interrupt mask for Port B TMDS PLL Lock interrupt. When set the Port B TMDS PLL Lock interrupt will trigg interrupt and TMDSPLL_LCK_B_ST will indicate the interrupt status. 0 - Disables Port B TMDSPLL Lock interrupt for INT2	ger the INT2
		1 - Enables Port B TMDSPLL Lock interrupt for INT2	
TMDS_C	CLK_A_MB2		R/W
0x6D	000 <u>0</u> 0000	INT2 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection interrigger the INT2 interrupt and TMDS_CLK_A_ST will indicate the interrupt status.	errupt will
		0 - Disables Port A TMDS Clock Detection interrupt for INT2 1 - Enables Port A TMDS Clock Detection interrupt for INT2	
TMDS C	CLK_B_MB2		R/W
0x6D	0000 <u>0</u> 000	INT2 interrupt mask for Port B TMDS Clock detection interrupt. When set the Port B TMDS Clock detection inte trigger the INT2 interrupt and TMDS_CLK_B_ST will indicate the interrupt status.	rrupt will
		0 - Disables Port B TMDS Clock Detection interrupt for INT2 1 - Enables Port B TMDS Clock Detection interrupt for INT2	
VIDEO_3	3D_MB2		R/W
0x6D	00000 <u>0</u> 00	INT2 interrupt mask for Video 3D interrupt. When set the Video 3D interrupt will trigger the INT2 interrupt an VIDEO_3D_ST will indicate the interrupt status.	d
		0 - Disables Video 3D interrupt on INT2 1 - Enables Video 3D interrupt on INT2	
V_LOCK	ED_MB2		R/W
0x6D	000000 <u>0</u> 0	INT2 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked interrupt the INT2 interrupt and V_LOCKED_ST will indicate the interrupt status.	will trigger
		0 - Disables Vertical Sync Filter Lock interrupt on INT2	
DE 250	The LCV Man	1 - Enables Vertical Sync Filter Lock interrupt on INT2	D // /
0x6D	0000000 <u>0</u>	INT2 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will trig INT2 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status.	R/W ger the
		0 - Disables DE Regeneration Lock interrupt on INT2 1 - Enables DE Regeneration Lock interrupt on INT2	
CABLE_	DET_B_MB1		R/W
0x6E	<u>0</u> 0000000	INT1 interrupt mask for Port B +5V cable detection interrupt. When set the Port B +5V cable detection interrupt trigger the INT1 interrupt and CABLE_DET_B_ST will indicate the interrupt status.	ot will
		0 - Disables Port B +5V Cable Detection interrupt for INT1 1 - Enables Port B +5V Cable Detection interrupt for INT1	
	L_LCK_A_MB1		R/W
0x6E	0 <u>0</u> 000000	INT1 interrupt mask for Port A TMDS PLL Lock interrupt. When set the Port A TMDS PLL Lock interrupt will trigge interrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status.	ger the INT1
		0 - Disables Port A TMDSPLL Lock interrupt for INT1 1 - Enables Port A TMDSPLL Lock interrupt for INT1	

10	T	Register Map	
Reg	Bits	Description	D.4.4
	L_LCK_B_MB1	INITATION AND A DEPARTMENT OF THE PARTMENT OF	R/W
0x6E	00 <u>0</u> 00000	INT1 interrupt mask for Port B TMDS PLL Lock interrupt. When set the Port B TMDS PLL Lock interrupt will trigger interrupt and TMDSPLL_LCK_B_ST will indicate the interrupt status.	the INT1
		0 - Disables Port B TMDSPLL Lock interrupt for INT1 1 - Enables Port B TMDSPLL Lock interrupt for INT1	
TMDS_C	LK_A_MB1		R/W
0x6E	000 <u>0</u> 0000	INT1 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection interrupt trigger the INT1 interrupt and TMDS_CLK_A_ST will indicate the interrupt status.	upt will
		0 - Disables Port A TMDS Clock Detection interrupt for INT1 1 - Enables Port A TMDS Clock Detection interrupt for INT1	
TMDS_C	LK_B_MB1		R/W
0x6E	0000 <u>0</u> 000	INT1 interrupt mask for Port B TMDS Clock detection interrupt. When set the Port B TMDS Clock detection interrupt trigger the INT1 interrupt and TMDS_CLK_B_ST will indicate the interrupt status.	pt will
		0 - Disables Port B TMDS Clock Detection interrupt for INT1 1 - Enables Port B TMDS Clock Detection interrupt for INT1	
VIDEO_3	BD_MB1		R/W
0x6E	00000 <u>0</u> 00	INT1 interrupt mask for Video 3D interrupt. When set the Video 3D interrupt will trigger the INT1 interrupt and VIDEO_3D_ST will indicate the interrupt status. 0 - Disables Video 3D interrupt on INT1	
		1 - Enables Video 3D interrupt on INT1	
V_LOCKI			R/W
0x6E	000000 <u>0</u> 0	INT1 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked interrupt with the INT1 interrupt and V_LOCKED_ST will indicate the interrupt status.	ll trigger
		0 - Disables Vertical Sync Filter Lock interrupt on INT1 1 - Enables Vertical Sync Filter Lock interrupt on INT1	
DE_REGI	EN_LCK_MB1		R/W
0x6E	0000000 <u>0</u>	INT1 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will trigge INT1 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status. 0 - Disables DE Regeneration Lock interrupt on INT1 1 - Enables DE Regeneration Lock interrupt on INT1	r the
HDMI FI	NCRPT_A_RAW	Thanks DE negericiation Eock interrupt on item	R
0x6F	00000 <u>0</u> 00	Raw status of Port A Encryption detection signal.	
		0 - Current frame in port A is not encrypted 1 - Current frame in port A is encrypted	
HDMI_EI	NCRPT_B_RAW		R
0x6F	000000 <u>0</u> 0	Raw status of Port B Encryption detection signal. 0 - Current frame in port B is not encrypted	
		1 - Current frame in port B is not encrypted	
CABLE I	DET_A_RAW	- Cancillation port D is energy tea	R
0x6F	0000000 <u>0</u>	Raw status of Port A +5 V cable detection signal.	
		0 - No cable detected on Port A 1 - Cable detected on Port A (High level on RXA_5V)	
HDMI_E	NCRPT_A_ST		R
0x70	00000 <u>0</u> 00	Latched status for Port A Encryption detection interrupt signal. Once set this bit will remain high until the interrubeen cleared via HDMI_ENCRPT_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interribit	
		0 - HDMI_ENCRPT_A_RAW has not changed. An interrupt has not been generated. 1 - HDMI_ENCRPT_A_RAW has changed. An interrupt has been generated.	
	NCRPT_B_ST		R
0x70	000000 <u>0</u> 0	Latched status for Port B Encryption detection interrupt signal. Once set this bit will remain high until the interrubeen cleared via HDMI_ENCRPT_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interribit	
		0 - HDMI_ENCRPT_B_RAW has not changed. An interrupt has not been generated. 1 - HDMI_ENCRPT_B_RAW has changed. An interrupt has been generated.	

Ю	T	Register Map	
Reg	Bits	Description	1-
0x70	DET_A_ST 00000000 <u>0</u>	Latched status for Port A +5V cable detection interrupt signal. Once set this bit will remain high until the interrupt been cleared via CABLE_DET_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt bit	
		0 - CABLE_DET_A_RAW has not changed. Interrupt has not been generated from this register. 1 - CABLE_DET_A_RAW has changed. Interrupt has been generated from this register.	
HDMI_E	NCRPT_A_CLR		SC
0x71	00000 <u>0</u> 00	Clear bit for Port A Encryption detection interrupt signal. 0 - Does not clear HDMI_ENCRPT_A_ST	
		1 - Clears HDMI_ENCRPT_A_ST	
HDMI E	NCRPT_B_CLR	T CCCUSTIDANI_ENCINTE_S_ST	SC
0x71	000000 <u>0</u> 0	Clear bit for Port B Encryption detection interrupt signal.	
		0 - Does not clear HDMI_ENCRPT_B_ST 1 - Clears HDMI_ENCRPT_B_ST	
CABLE_	DET_A_CLR		SC
0x71	0000000 <u>0</u>	Clear bit for Port A +5V cable detection interrupt signal.	
		0 - Does not clear 1 - Clears CABLE_DET_A_ST	
HDMI F	L :NCRPT_A_MB2	1 - Clears CADEL_DE1_A_51	R/W
0x72	00000 <u>0</u> 00	INT2 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection interru trigger the INT2 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status.	
		0 - Disables Port A HDMI Encryption detection interrupt for INT2 1 - Enables Port A HDMI Encryption detection interrupt for INT2	
HDMI_E	NCRPT_B_MB2		R/W
0x72	000000 <u>0</u> 0	INT2 interrupt mask for Port B Encryption detection interrupt. When set the Port B Encryption detection interrupt trigger the INT2 interrupt and HDMI_ENCRPT_B_ST will indicate the interrupt status.	pt will
		0 - Disables Port B HDMI Encryption detection interrupt for INT2 1 - Enables Port B HDMI Encryption detection interrupt for INT2	
	DET_A_MB2		R/W
0x72	0000000 <u>0</u>	INT2 interrupt mask for Port A +5V cable detection interrupt. When set the Port B +5V cable detection interrupt trigger the INT2 interrupt and CABLE_DET_A_ST will indicate the interrupt status.	will
		0 - Disables Port A +5V Cable Detection interrupt for INT2 1 - Enables Port A +5V Cable Detection interrupt for INT2	
HDMI_E	NCRPT_A_MB1		R/W
0x73	00000 <u>0</u> 00	INT1 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection interru trigger the INT1 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status.	pt will
		0 - Disables Port A HDMI Encryption detection interrupt for INT1 1 - Enables Port A HDMI Encryption detection interrupt for INT1	
	NCRPT_B_MB1		R/W
0x73	000000 <u>0</u> 0	INT1 interrupt mask for Port B Encryption detection interrupt. When set the Port B Encryption detection interrupt trigger the INT1 interrupt and HDMI_ENCRPT_B_ST will indicate the interrupt status.	pt will
		0 - Disables Port B HDMI Encryption detection interrupt for INT1 1 - Enables Port B HDMI Encryption detection interrupt for INT1	
	DET_A_MB1		R/W
0x73	0000000 <u>0</u>	INT1 interrupt mask for Port A +5V cable detection interrupt. When set the Port A +5V cable detection interrupt trigger the INT1 interrupt and CABLE_DET_A_ST will indicate the interrupt status.	: will
		0 - Disables Port A +5V Cable Detection interrupt for INT1 1 - Enables Port A +5V Cable Detection interrupt for INT1	
	RC2_PCKT_RAW		R
0x79	<u>0</u> 0000000	Status of the New ISRC2 interrupt signal. When set to 1 it indicates a that an ISRC2 packet has been received wit contents. Once set, this bit will remain high until it is cleared via NEW_ISRC2_PCKT_CLR.	h new
		0 - No new ISRC2 packet received 1 - ISRC2 packet with new content received	

Ю	Τ = -	Register Map	
Reg	Bits	Description	D
	RC1_PCKT_RAW	Carting of the Name ICDC1 intermediated Miles and the 1th indicates at the conference of the characteristics of th	R
0x79	0 <u>0</u> 000000	Status of the New ISRC1 interrupt signal. When set to 1 it indicates a that an ISRC1 packet has been received with contents. Once set, this bit will remain high until it is cleared via NEW_ISRC1_PCKT_CLR.	n new
		0 - No new ISRC1 packet received	
		1 - ISRC1 packet with new content received	
	P_PCKT_RAW		R
0x79	00 <u>0</u> 00000	Status of the New ACP Packet interrupt signal. When set to 1 it indicates a that an ACP packet has been received contents. Once set, this bit will remain high until it is cleared via NEW_ACP_PCKT_CLR.	with new
		0 - No new ACP packet received	
NIEVA/ V/C	INITO DANA	1 - ACP packet with new content received	D.
0x79	_INFO_RAW 000 <u>0</u> 0000	Status of the New Vendor Specific Infoframe interrupt signal. When set to 1 it indicates a that an Vendor Specific	R
0279	000 <u>0</u> 0000	Infoframe has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_VS_INFO_CLR.	
		0 - No new VS packet received	
NIE\A/ NAG	S_INFO_RAW	1 - VS packet with new content received	R
0x79	0000 <u>0</u> 000	Status of the New MPEG Source Infoframe interrupt signal. When set to 1 it indicates a that an MPEG Source Info	
0.79	0000 <u>0</u> 000	has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_MS_INFO_CLI 0 - No new MPEG source InfoFrame received	
		1 - MPEG source InfoFrame with new content received	
NEW_SP	D_INFO_RAW		R
0x79	00000 <u>0</u> 00	Status of the New Source Product Descriptor Packet interrupt signal. When set to 1 it indicates a that an Source P Descriptor packet has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_SPD_INFO_CLR.	Product
		0 - No new SPD InfoFrame received 1 - SPD InfoFrame with new content received	
	JDIO_INFO_RAW		R
0x79	000000 <u>0</u> 0	Status of the New Audio Infoframe interrupt signal. When set to 1 it indicates a that an Audio Infoframe has beer received with new contents. Once set, this bit will remain high until it is cleared via NEW_AUDIO_INFO_CLR. 0 - No new audio InfoFrame received 1 - Audio InfoFrame with new content received	'
NEW_AV	I_INFO_RAW		R
0x79	0000000 <u>0</u>	Status of the New AVI Infoframe interrupt signal. When set to 1 it indicates that an AVI Infoframe has been receive new contents. Once set this bit will remain high until the interrupt has been cleared via NEW_AVI_INFO_CLR.	ed with
		0 - No new AVI InfoFrame received 1 - AVI InfoFrame with new content received	
NFW ISE	l RC2_PCKT_ST	1 - Avrillio raille with new content received	R
0x7A	<u>0</u> 0000000	Latched status for the New ISRC2 Packet interrupt. Once set this bit will remain high until the interrupt has been	
		via NEW_ISRC2_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No new ISRC2 packet received. An interrupt has not been generated.	
		1 - ISRC2 packet with new content received. An interrupt has been generated.	
NEW ISF	RC1_PCKT_ST		R
0x7A	0 <u>0</u> 000000	Latched status for the New ISRC1 Packet interrupt. Once set this bit will remain high until the interrupt has been via NEW_ISRC1_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No new ISRC1 packet received. An interrupt has not been generated. 1 - ISRC1 packet with new content received. An interrupt has been generated.	
NEW_AC	P_PCKT_ST		R
0x7A	00 <u>0</u> 00000	Latched status for the New ACP Packet interrupt. Once set this bit will remain high until the interrupt has been cl NEW_ACP_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	leared via
		0 - No new ACP packet received. An interrupt has not been generated.	
NIEW VC	INIEO ST	1 - ACP packet with new content received. An interrupt has been generated.	R
0x7A	O00 <u>0</u> 0000	Latched status for the New Vendor Specific Infoframe interrupt. Once set this bit will remain high until the interru	
UA/A	000 <u>0</u> 0000	been cleared via NEW_VS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrup bit	
		0 - No new VS packet received. An interrupt has not been generated. 1 - VS packet with new content received. An interrupt has been generated.	

Ю		Register Map	
Reg	Bits	Description	1 -
0x7A	S_INFO_ST 0000 <u>0</u> 000	Latched status for the New MPEG Source Infoframe interrupt. Once set this bit will remain high until the interru been cleared via NEW_MS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru bit	
NEW CE	DD INFO CT	0 - No new MPEG Source InfoFrame received. Interrupt has not been generated. 1 - MPEG Source InfoFrame with new content received. Interrupt has been generated.	I s
0x7A	PD_INFO_ST 00000 <u>0</u> 00	Latched status for the New Source Product Descriptor Infoframe interrupt. Once set this bit will remain high uninterrupt has been cleared via NEW_SPD_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 interrupt mask bit 0 - No new SPD InfoFrame received. Interrupt has not been generated.	
		1 - SPD InfoFrame with new content received. Interrupt has been generated.	1 -
0x7A	UDIO_INFO_ST 000000 <u>0</u> 0	Latched status for the New Audio Infoframe interrupt. Once set this bit will remain high until the interrupt has be cleared via NEW_AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt 0 - No new Audio InfoFrame received. Interrupt has not been generated.	
NF\Λ/ Δ\	 VI_INFO_ST	1 - Audio InfoFrame with new content received. Interrupt has been generated.	R
0x7A	0000000 <u>0</u>	Latched status for the NEW_AVI_INFO_RAW. This bit is only valid if enabled via the corresponding INT1 or INT2 mask bit. Once set this bit will remain high until the interrupt has been cleared via NEW_AVI_INFO_CLR. 0 - NEW_AVI_INFO_RAW has not changed state 1 - NEW_AVI_INFO_RAW has changed state	nterrupt
	RC2_PCKT_CLR	CL. L'S C. NEW ICECO DOUT DAW. LAIFIN ICECO DOUT CT.L'S	SC
0x7B	<u>0</u> 0000000	Clear bit for NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST bits. 0 - No function 1 - Clear NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST	
NEW_IS	RC1_PCKT_CLR		SC
0x7B	0 <u>0</u> 0000000	Clear bit for NEW_ISRC1_PCKT_RAW and NEW_ISCR1_PCKT_ST bits. 0 - No function 1 - Clear NEW_ISRC1_PCKT_RAW and NEW_ISRC1_PCKT_ST	Lsc
0x7B	CP_PCKT_CLR 00 0 00000	Clear bit for NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST bits.	SC
		0 - No function 1 - Clear NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST	
0x7B	S_INFO_CLR 000 <u>0</u> 0000	Clear bit for NEW_VS_INFO_RAW and NEW_VS_INFO_ST bits.	SC
	_	0 - No function 1 - Clear NEW_VS_INFO_RAW and NEW_VS_INFO_ST	
	S_INFO_CLR		SC
0x7B	0000 <u>0</u> 000	Clear bit for NEW_MS_INFO_RAW and NEW_MS_INFO_ST bits. 0 - No function 1 - Clear NEW_MS_INFO_RAW and NEW_MS_INFO_ST	
	PD_INFO_CLR		SC
0x7B	00000 <u>0</u> 00	Clear bit for NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST bits. 0 - No function 1 - Clear NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST	
NFW AI	UDIO_INFO_CLR	1 Cical INLAN_3 D_IINI O_INANA GIIG INTANA CIIG INTO_3	SC
0x7B	000000 <u>0</u> 0	Clear bit for NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST bits. 0 - No function	
		1 - Clear NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST	
NEW_A\	VI_INFO_CLR		SC
0x7B	0000000 <u>0</u>	Clear bit for NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST bits. 0 - No function	
		1 - Clear NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST	

Ю	•	Register Map	
Reg	Bits	Description	
NEW_ISI 0x7C	RC2_PCKT_MB2 00000000	INT2 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 interrupt	
UX/C	<u>0</u> 0000000	NEW_ISRC2_ST will indicate the interrupt status.	anu
		0 - Disables New ISRC2 Packet interrupt for INT2 1 - Enables New ISRC2 Packet interrupt for INT2	
NEW_ISI	RC1_PCKT_MB2	R/N	
0x7C	0 <u>0</u> 000000	INT2 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 interrupt NEW_ISRC1_ST will indicate the interrupt status.	and
		0 - Disables New ISRC1 Packet interrupt for INT2 1 - Enables New ISRC1 Packet interrupt for INT2	
	CP_PCKT_MB2	RA	
0x7C	00 <u>0</u> 00000	INT2 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT2 interrupt and NEW_ACP_ST will indicate the interrupt status.	d
		0 - Disables New ACP Packet interrupt for INT2 1 - Enables New ACP Packet interrupt for INT2	
NEW_VS	S_INFO_MB2	R/\	
0x7C	000 <u>0</u> 0000	INT2 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific Infoframe interrupt will trigger the INT2 interrupt and NEW_VS_INFO_ST will indicate the interrupt status.	upt
		0 - Disables New VS Infoframe interrupt for INT2	
NIEVA/ NA	L S_INFO_MB2	1 - Enables New VS Infoframe interrupt for INT2	۱۸/
0x7C	0000 <u>0</u> 000	INT2 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe interrupt v	
UX/C	0000 <u>0</u> 000	trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	/VIII
1514 65		0 - Disables New MS Infoframe interrupt for INT2 1 - Enables New MS Infoframe interrupt for INT2	.,
0x7C	PD_INFO_MB2	INT2 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product Descr	
UX/C	00000 <u>0</u> 00	Infoframe interrupt will trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	iptor
		0 - Disables New SPD Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
	JDIO_INFO_MB2	R/A	
0x7C	000000 <u>0</u> 0	INT2 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will trigger the interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status.	IN12
		0 - Disables New Audio Infoframe interrupt for INT2 1 - Enables New Audio Infoframe interrupt for INT2	
	/I_INFO_MB2	R/\	
0x7C	0000000 <u>0</u>	INT2 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection event will can NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT2.	ause
		0 - Disables New SPD Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
NEW_ISI	RC2_PCKT_MB1	RA	
0x7D	<u>0</u> 0000000	INT1 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 interrupt NEW_ISRC2_ST will indicate the interrupt status.	and
		0 - Disables New ISRC2 Packet interrupt for INT1 1 - Enables New ISRC2 Packet interrupt for INT1	
	RC1_PCKT_MB1	R/V	
0x7D	0 <u>0</u> 000000	INT1 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 interrupt NEW_ISRC1_ST will indicate the interrupt status.	and
		0 - Disables New ISRC1 Packet interrupt for INT1 1 - Enables New ISRC1 Packet interrupt for INT1	
	CP_PCKT_MB1	R/V	
0x7D	00 <u>0</u> 00000	INT1 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT1 interrupt and NEW_ACP_ST will indicate the interrupt status.	d
		0 - Disables New ACP Packet interrupt for INT1 1 - Enables New ACP Packet interrupt for INT1	

Ю		Register Map	
Reg	Bits	Description	
	S_INFO_MB1		R/W
0x7D	000 <u>0</u> 0000	INT1 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific Infoframe i will trigger the INT1 interrupt and NEW_VS_INFO_ST will indicate the interrupt status.	nterrupt
		0 - Disables New VS Infoframe interrupt for INT1 1 - Enables New VS Infoframe interrupt for INT1	
NEW M	S_INFO_MB1	T Endotes from V5 infortable interrupction in V1	R/W
0x7D	0000 <u>0</u> 000	INT1 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe intertrigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	-
		0 - Disables New MS Infoframe interrupt for INT1 1 - Enables New MS Infoframe interrupt for INT1	
NEW_SF	PD_INFO_MB1		R/W
0x7D	00000 <u>0</u> 00	INT1 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product Infoframe interrupt will trigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	Descriptor
		0 - Disables New SPD Infoframe interrupt for INT1 1 - Enables New SPD Infoframe interrupt for INT1	
NEW_A	UDIO_INFO_MB1	·	R/W
0x7D	000000 <u>0</u> 0	INT1 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will trigge interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status. 0 - Disables New Audio Infoframe interrupt for INT1	r the INT1
		1 - Enables New Audio Infoframe interrupt for INT1	
NEW_A	VI_INFO_MB1		R/W
0x7D	0000000 <u>0</u>	INT1 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection event NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT1.	will cause
		0 - Disable new AVI Infoframe interrupt for INT1 1 - Enable new AVI Infoframe interrupt for INT1	
FIFO_NI	EAR_OVFL_RAW		R
0x7E	<u>0</u> 0000000	Status of Audio FIFO Near Overflow interrupt signal. When set to 1 it indicates the Audio FIFO is near overflow a number FIFO registers containing stereo data is greater or equal to value set in AUDIO_FIFO_ALMOST_FULL_THRESHOLD. Once set, this bit will remain high until it is cleared via FIFO_NEAR_CONTAIN OF THE PROOF OF THE PRO	
FIFO_UI	NDERFLO_RAW		R
0x7E	0 <u>0</u> 000000	Status of Audio FIFO Underflow interrupt signal. When set to 1 it indicates the Audio FIFO read pointer has reac write pointer causing the audio FIFO to underflow. Once set, this bit will remain high until it is cleared via AUDIO_FIFO_UNDERFLO_CLR. 0 - Audio FIFO has not underflowed 1 - Audio FIFO has underflowed	hed the
FIFO O	VERFLO_RAW	T Transfer to Tran	R
0x7E	00 <u>0</u> 00000	Status of Audio FIFO Overflow interrupt signal. When set to 1 it indicates Audio FIFO write pointer has reached pointer causing the audio FIFO to overflow. Once set, this bit will remain high until it is cleared via AUDIO_FIFO_OVERFLO_CLR.	
		0 - Audio FIFO has not overflowed 1 - Audio FIFO has overflowed	
CTS PA	SS_THRSH_RAW		R
0x7E	000 <u>0</u> 0000	Status of the ACR CTS value exceed threshold interrupt signal. When set to 1 it indicates the CTS Value of the AC has exceeded the threshold set by CTS_CHANGE_THRESHOLD. Once set, this bit will remain high until it is clear CTS_PASS_THRSH_CLR.	R packets
		0 - Audio clock regeneration CTS value has not passed the threshold	
CHANG	 E_N_RAW	1 - Audio clock regeneration CTS value has changed more than threshold	R
0x7E	0000 <u>0</u> 000	Status of the ACR N Value changed interrupt signal. When set to 1 it indicates the N Value of the ACR packets ha changed. Once set, this bit will remain high until it is cleared via CHANGE_N_CLR.	
		0 - Audio clock regeneration N value has not changed 1 - Audio clock regeneration N value has changed	

Ю		Register Map
Reg	Bits	Description
PACKET_	_ERROR_RAW	R
0x7E	00000 <u>0</u> 00	Status of the Packet Error interrupt signal. When set to 1 it indicates a that an any packet has been received with an uncorrectable EEC error in either the header or body. Once set, this bit will remain high until it is cleared via PACKET_ERROR_CLR.
		0 - No uncorrectable error detected in packet header 1 - Uncorrectable error detected in an unknown packet (error in packet header)
AUDIO_	PCKT_ERR_RAW	R
0x7E	000000 <u>0</u> 0	Status of the Audio Packet Error interrupt signal. When set to 1 it indicates a that an Audio packet has been received with an uncorrectable error. Once set, this bit will remain high until it is cleared via AUDIO_PCKT_ERR_CLR.
		0 - No uncorrectable error detected in audio packets 1 - Uncorrectable error detected in an audio packet
	AMUT_MDATA_RA	
0x7E	0000000 <u>0</u>	Status of the New Gamut Metadata Packet interrupt signal. When set to 1 it indicates a that a Gamut Metadata packet has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_GAMUT_MDATA_PCKT_CLR.
		0 - No new Gamut metadata packet received or no change has taken place 1 - New Gamut metadata packet received that triggered this interrupt
FIFO NE	EAR_OVFL_ST	R
0x7F	<u>0</u> 0000000	Latched status for the Audio FIFO Near Overflow interrupt. Once set this bit will remain high until the interrupt has been cleared via FIFO_OVFL_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - Audio FIFO has not reached high threshold 1 - Audio FIFO has reached high threshold
FIFO_U	NDERFLO_ST	R
0x7F	0 <u>0</u> 000000	Latched status for the Audio FIFO Underflow interrupt. Once set this bit will remain high until the interrupt has been cleared via FIFO_UNDERFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - Audio FIFO has not underflowed 1 - Audio FIFO has underflowed
FIFO_O\	VERFLO_ST	R
0x7F	00 <u>0</u> 00000	Latched status for the Audio FIFO Overflow interrupt. Once set this bit will remain high until the interrupt has been cleared via FIFO_OVERFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - Audio FIFO has not overflowed 1 - Audio FIFO has overflowed
CTS_PAS	SS_THRSH_ST	R
0x7F	000 <u>0</u> 0000	Latched status for the ACR CTS Value Exceed Threshold interrupt. Once set this bit will remain high until the interrupt has been cleared via CTS_PASS_THRSH_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - Audio clock regeneration CTS value has not passed the threshold 1 - Audio clock regeneration CTS value has changed more than threshold
CHANG	E_N_ST	R
0x7F	0000 <u>0</u> 000	Latched status for the ACR N Value Changed interrupt. Once set this bit will remain high until the interrupt has been cleared via CHANGE_N_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
DACKET	EDDOD CT	0 - Audio clock regeneration N value has not changed 1 - Audio clock regeneration N value has changed R
0x7F	_ERROR_ST	Latched status for the Packet Error interrupt. Once set this bit will remain high until the interrupt has been cleared via
UX/F	00000 <u>0</u> 00	PACKET_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No uncorrectable error detected in packet header. An interrupt has not been generated. 1 - Uncorrectable error detected in an unknown packet (in packet header). An interrupt has been generated.
	PCKT_ERR_ST	R
0x7F	000000 <u>0</u> 0	Latched status for the Audio Packet Error interrupt. Once set this bit will remain high until the interrupt has been cleared via AUDIO_PCKT_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No uncorrectable error detected in audio packets. An interrupt has not been generated. 1 - Uncorrectable error detected in an audio packet. An interrupt has been generated.

10	,	Register Map	
Reg	Bits	Description	
	AMUT_MDATA_ST		R
0x7F	0000000 <u>0</u>	Latched status for the New Gamut Metadata Packet interrupt. Once set this bit will remain high until the interrubeen cleared via NEW_GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 of interrupt mask bit	
		0 - No new Gamut metadata packet received or no change has taken place. An interrupt has not been gen 1 - New Gamut metadata packet received. An interrupt has been generated.	_
FIFO_NE	EAR_OVFL_CLR		SC
0x80	<u>0</u> 0000000	Clear bit for the Audio FIFO Near Overflow interrupt.	
		0 - Does not clear 1 - Clears FIFO_NEAR_OVERL_ST	
	NDERFLO_CLR		SC
0x80	0 <u>0</u> 000000	Clear bit for the Audio FIFO Underflow interrupt. 0 - Does not clear FIFO_UNDERFLO_ST 1 - Clears FIFO_UNDERFLO_ST	
FIFO O	/ERFLO_CLR	T CICUISTII O_ONDERI EO_ST	SC
0x80	00000000	Clear bit for the Audio FIFO Overflow interrupt.	J.C.
0.00	00 <u>0</u> 00000	0 - Does not clear FIFO_OVERFLO_ST 1 - Clears FIFO_OVERFLO_ST	
CTS PAG	SS_THRSH_CLR	·	SC
0x80	000 <u>0</u> 0000	Clear bit for ACR CTS Value Exceed Threshold interrupt.	
		0 - Does not clear 1 - Clears CTS_PASS_THRSH_ST	
CHANGE	E_N_CLR		SC
0x80	0000 <u>0</u> 000	Clear bit for ACR N Value Changed interrupt.	
		0 - Does not clear CHANGE_N_ST 1 - Clears CHANGE_N_ST	
PACKET_	_ERROR_CLR		SC
0x80	00000 <u>0</u> 00	Clear bit for Packet Error interrupt.	
		0 - Does not clear PACKET_ERROR_ST 1 - Clears PACKET_ERROR_ST	
	PCKT_ERR_CLR		SC
0x80	000000 <u>0</u> 0	Clear bit for Audio Packet Error interrupt. 0 - Does not clear AUDIO_PCKT_ERR_ST	
NEW C	ANALIT NADATA CU	1 - Clears AUDIO_PCKT_ERR_ST	SC
0x80	AMUT_MDATA_CL 0000000 <u>0</u>	к Clear bit for New Gamut Metadata Packet interrupt.	SC
UXOU	0000000 <u>0</u>	0 - Does not clear NEW_GAMUT_MDATA_ST	
FIFO	AD OVEL 1322	1 - Clears NEW_GAMUT_MDATA_ST	D/M
	AR_OVFL_MB2	INTO intervent model for Audio FIFO Near Overflow interment When and the Audio FIFO New Overflow in	R/W
0x81	<u>0</u> 0000000	INT2 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Near Overflow interrupt with the INT2 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status.	viii trigger
		0 - Disable Audio FIFO Near Overflow interrupt on INT2 1 - Enable Audio FIFO Near Overflow interrupt on INT2	
FIFO UN	NDERFLO_MB2		R/W
0x81	0 <u>0</u> 000000	INT2 interrupt mask for Audio FIFO Underflow interrupt. When set the Audio FIFO Underflow interrupt will trigg INT2 interrupt and FIFO_UNDERFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Underflow interrupt on INT2 1 - Enable Audio FIFO Underflow interrupt on INT2	
FIFO O	/ERFLO_MB2		R/W
0x81	00 <u>0</u> 00000	INT2 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Overflow interrupt on INT2 1 - Enable Audio FIFO Overflow interrupt on INT2	

Ю		Register Map	
Reg	Bits	Description	
	SS_THRSH_MB2		R/W
0x81	000 <u>0</u> 0000	INT2 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed Thresho interrupt will trigger the INT2 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt status.	ld
		0 - Disable ACR CTS Value Exceeded Threshold interrupt on INT2 1 - Enable ACR CTS Value Exceeded Threshold interrupt on INT2	
CHANGE	 N_MB2	T Enable Nett e13 value Exceeded Threshold interrupt of 11172	R/W
0x81	0000 <u>0</u> 000	INT2 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will trigge	
		interrupt and CHANGE_N_ST will indicate the interrupt status.	
		0 - Disables ACR N Value Changed interrupt for INT2 1 - Enables ACR N Value Changed interrupt for INT2	
PACKET_	_ERROR_MB2		R/W
0x81	00000 <u>0</u> 00	INT2 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the INT2 interrupt and PACKET_ERROR_ST will indicate the interrupt status.	terrupt
		0 - Disables Packet Error interrupt for INT2 1 - Enables Packet Error interrupt for INT2	
AUDIO_I	PCKT_ERR_MB2		R/W
0x81	000000 <u>0</u> 0	INT2 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the linterrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status.	NT2
		0 - Disables Audio Packet Error interrupt for INT2	
		1 - Enables Audio Packet Error interrupt for INT2	
NEW_GA	AMUT_MDATA_M	B2	R/W
0x81	0000000 <u>0</u>	INT2 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet inte trigger the INT2 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	rrupt will
		0 - Disables New Gamut metadata Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
IFO_NE	AR_OVFL_MB1	·	R/W
0x82	<u>0</u> 0000000	INT1 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Overflow interrupt will tri INT1 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status.	gger the
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
FIFO_UN	NDERFLO_MB1		R/W
0x82	0 <u>0</u> 000000	INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	the INT1
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
FIFO_OV	/ERFLO_MB1		R/W
0x82	00 <u>0</u> 00000	INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	the INT1
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
CTS_PAS	SS_THRSH_MB1		R/W
0x82	000 <u>0</u> 0000	INT1 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed Threshol interrupt will trigger the INT1 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt status.	ld
		0 - Disable ACR CTS Value Exceeded Threshold interrupt on INT1 1 - Enable ACR CTS Value Exceeded Threshold interrupt on INT1	
	_N_MB1		R/W
0x82	0000 <u>0</u> 000	INT1 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will trigge interrupt and CHANGE_N_ST will indicate the interrupt status.	r the INT1
		0 - Disables ACR N Value Changed interrupt for INT1 1 - Enables ACR N Value Changed interrupt for INT1	
PACKET_	_ERROR_MB1		R/W
0x82	00000 <u>0</u> 00	INT1 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the INT1 interrupt and PACKET_ERROR_ST will indicate the interrupt status.	terrupt
		0 - Disables Packet Error interrupt for INT1 1 - Enables Packet Error interrupt for INT1	

Ю		Register Map	
Reg	Bits	Description	
	PCKT_ERR_MB1		R/W
0x82	000000 <u>0</u> 0	INT1 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the I interrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status.	NT1
		0 - Disables Audio Packet Error interrupt for INT1 1 - Enables Audio Packet Error interrupt for INT1	
NEW G	AMUT_MDATA_M		R/W
0x82	0000000 <u>0</u>	INT1 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet interrigger the INT1 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	rrupt will
		0 - Disables New Gamut METADATA Infoframe interrupt for INT1 1 - Enables New SPD Infoframe interrupt for INT1	
DEEP_C	OLOR_CHNG_RAN		R
0x83	<u>0</u> 0000000	Status of Deep Color Mode Changed Interrupt signal. When set to 1 it indicates a change in the deep color mod been detected. Once set, this bit will remain high until it is cleared via DEEP_COLOR_CHNG_CLR.	e has
		0 - Deep color mode has not changed 1 - Change in deep color triggered this interrupt	
VCLK_C	HNG_RAW		R
0x83	0 <u>0</u> 000000	Status of Video Clock Changed Interrupt signal. When set to 1 it indicates that irregular or missing pulses are de the TMDS clock. Once set, this bit will remain high until it is cleared via VCLK_CHNG_CLR.	tected in
		0 - No irregular or missing pulse detected in TMDS clock 1 - Irregular or missing pulses detected in TMDS clock triggered this interrupt	
AUDIO	MODE_CHNG_RA		R
0x83	00 <u>0</u> 00000	Status of Audio Mode Change Interrupt signal. When set to 1 it indicates that the type of audio packet received changed. The following are considered Audio modes, No Audio Packets, Audio Sample Packet, DSD packet, HBF DST Packet. Once set, this bit will remain high until it is cleared via AUDIO_MODE_CHNG_CLR.	
		0 - Audio mode has not changed. 1 - Audio mode has changed.	_
PARITY_	_ERROR_RAW		R
0x83	000 <u>0</u> 0000	Status of Parity Error Interrupt signal. When set to 1 it indicates an audio sample packet has been received with error. Once set, this bit will remain high until it is cleared via PARITY_ERROR_CLR.	parity
		0 - No parity error detected in audio packets 1 - Parity error has been detected in an audio packet	
NEW_S/	AMP_RT_RAW	· · · · · · · · · · · · · · · · · · ·	R
0x83	0000 <u>0</u> 000	Status of new sampling rate interrupt signal. When set to 1 it indicates that audio sampling frequency field in chattants data has changed. Once set, this bit will remain high until it is cleared via NEW_SAMP_RT_CLR.	nannel
		0 - Sampling rate bits of the channel status data on audio channel 0 have not changed 1 - Sampling rate bits of the channel status data on audio channel 0 have changed	1.
	FLT_LINE_RAW	Carrier of Audio Florities in a sum of a final latter of the Audio	R Flat
0x83	00000 <u>0</u> 00	Status of Audio Flat Line interrupt signal. When set to 1 it indicates audio sample packet has been received with line bit set to 1. Once set, this bit will remain high until it is cleared via AUDIO_FLT_LINE_CLR.	i the Flat
		0 - Audio sample packet with flat line bit set has not been received 1 - Audio sample packet with flat line bit set has been received	
	MDS_FRQ_RAW		R
0x83	000000 <u>0</u> 0	Status of New TMDS Frequency interrupt signal. When set to 1 it indicates the TMDS Frequency has changed by than the tolerance set in FREQTOLERANCE[3:0]. Once set, this bit will remain high until it is cleared via NEW_TMDS_FREQ_CLR.	more
		0 - TMDS frequency has not changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Ma 1 - TMDS frequency has changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Map	-
	EAR_UFLO_RAW		R
0x83	0000000 <u>0</u>	Status of Audio FIFO Near Underflow interrupt signal. When set to 1 it indicates the Audio FIFO is near underflor number of FIFO registers containing stereo data is less or equal to value set in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD. Once set, this bit will remain high until it is cleared via FIFO_NEAR_UFLO_CLR.	w as the
		0 - Audio FIFO has not reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0] 1 - Audio FIFO has reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0]]

Ю		Register Map	
Reg	Bits	Description	
	OLOR_CHNG_ST	R	
0x84	<u>0</u> 0000000	Latched status of Deep Color Mode Change Interrupt. Once set this bit will remain high until the interrupt has been cleared via DEEP_COLOR_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mabit	ask
		0 - Deep color mode has not changed 1 - Change in deep color has been detected	
	HNG_ST	R	<u> </u>
0x84	0 <u>0</u> 000000	Latched status of Video Clock Change Interrupt. Once set this bit will remain high until the interrupt has been cleared VCLK_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	d via
		0 - No irregular or missing pulse detected in TMDS clock 1 - Irregular or missing pulses detected in TMDS clock	
	MODE_CHNG_ST	R	
0x84	00 <u>0</u> 00000	Latched status of Audio Mode Change Interrupt. Once set this bit will remain high until the interrupt has been cleare AUDIO_MODE_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	ed via
DA DITI		0 - Audio mode has not changed 1 - Audio mode has changed. The following are considered Audio modes, No Audio, PCM, DSD, HBR or DST.	
	ERROR_ST	R	
0x84	000 <u>0</u> 0000	Latched status of Parity Error Interrupt. Once set this bit will remain high until the interrupt has been cleared via PARITY_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No parity error detected in audio packets 1 - Parity error detected in an audio packet	
	AMP_RT_ST	R	1 .
0x84	0000 <u>0</u> 000	Latched status of New Sampling Rate Interrupt. Once set this bit will remain high until the interrupt has been cleared NEW_SAMP_RT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	d via
ALIDIO		0 - Sampling rate bits of the channel status data on audio channel 0 have not changed 1 - Sampling rate bits of the channel status data on audio channel 0 have changed.	
	FLT_LINE_ST	R Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has been clear	d
0x84	00000 <u>0</u> 00	via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	ireu
		0 - Audio sample packet with flat line bit set has not been received 1 - Audio sample packet with flat line bit set has been received	
	MDS_FRQ_ST	R	
0x84	000000 <u>0</u> 0	Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has been clear via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	red
		0 - TMDS frequency has not changed by more than tolerance 1 - TMDS frequency has changed by more than tolerance	
	EAR_UFLO_ST	R	
0x84	0000000 <u>0</u>	Latched status for the Audio FIFO Near Underflow interrupt. Once set this bit will remain high until the interrupt has cleared via FIFO_UFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	been
		0 - Audio FIFO has not reached low threshold 1 - Audio FIFO has reached low threshold	
	OLOR_CHNG_CLR		_
0x85	<u>0</u> 0000000	Clear bit for the Deep Color Mode Change Interrupt. 0 - Does not clear DEEP_COLOR_CHNG_ST	
\ (=: (= :	1010 6:3	1 - Clears DEEP_COLOR_CHNG_ST	
	HNG_CLR	Clear hit for the Video Clear Change Interrupt	-
0x85	0 <u>0</u> 000000	Clear bit for the Video Clock Change Interrupt. 0 - Does not clear VCLK_CHNG_ST	
		1 - Clears VCLK_CHNG_ST	
	MODE_CHNG_CL		
0x85	00 <u>0</u> 00000	Clear bit for the Audio Mode Change Interrupt.	
		0 - Does not clear AUDIO_MODE_CHNG_ST 1 - Clears AUDIO_MODE_CHNG_ST	
	ERROR_CLR	SC	-
0x85	000 <u>0</u> 0000	Clear bit for the Parity Error Interrupt.	
		0 - Does not clear 1 - Clears PARRITY_ERROR_ST	

Ю		Register Map	
Reg	Bits	Description	l cc
	AMP_RT_CLR 0000 0 000	Clear hit for the New Cample Pate Interrupt	SC
0x85	00000 <u>0</u> 0000	Clear bit for the New Sample Rate Interrupt.	
		0 - Does not clear NEW_SAMP_RT_ST	
		1 - Clears NEW_SAMP_RT_ST	
	FLT_LINE_CLR		SC
0x85	00000 <u>0</u> 00	Clear bit for the Audio Flat line Interrupt.	
		0 - Does not clear	
		1 - Clears AUDIO_FLT_LINE_ST	
NEW_TA	MDS_FRQ_CLR		SC
0x85	000000 <u>0</u> 0	Clear bit for the New TMDS Frequency Interrupt.	
		O D NEW TMPS FPO ST	
		0 - Does not clear NEW_TMDS_FRQ_ST	
FIFO NE	L Ear_uflo_clr	1 - Clears NEW_TMDS_FRQ_ST	SC
0x85	0000000 <u>0</u>	Clear bit for the Audio FIFO Near Underflow interrupt.	30
	_		
		0 - Does not clear	
		1 - Clears FIFO_NEAR_UFLO_ST	
	OLOR_CHNG_MB		R/W
0x86	<u>0</u> 00000000	INT2 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt trigger the INT2 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status.	WIII
		angger and art 2 interrupt and DEET _COLON_CHIRO_ST will indicate the interrupt status.	
		0 - Disable Deep Color Mode Changed interrupt on INT2	
		1 - Enable Deep Color Mode Changed interrupt on INT2	
VCLK_CI	HNG_MB2		R/W
0x86	0 <u>0</u> 000000	INT2 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will trigger	the INT2
		interrupt and VCLK_CHNG_ST will indicate the interrupt status.	
		0 - Disable Video Clock Changed interrupt on INT2	
		1 - Enable Video Clock Changed interrupt on INT2	
AUDIO_	MODE_CHNG_ME		R/W
0x86	00 <u>0</u> 00000	INT2 interrupt mask for Audio Mode Change interrupt. When set the Audio Mode Change interrupt will trigger the	he INT2
		interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status.	
		0 - Disable Audio Mode Changed interrupt on INT2	
		1 - Enable Audio Mode Changed Interrupt on INT2	
PARITY	ERROR_MB2	Thusic Addio Mode Changed Interrupt of INT2	R/W
0x86	000 <u>0</u> 0000	INT2 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT2 interrupt ar	nd
		PARITY_ERROR_ST will indicate the interrupt status.	
		O D' LL D '' E L' L L INITO	
		0 - Disable Parity Error interrupt on INT2 1 - Enable Parity Error interrupt on INT2	
NFW SA	L AMP_RT_MB2	1 - Litable Failty Life interrupt on inter	R/W
0x86	0000 <u>0</u> 000	INT2 interrupt mask for New Sample Rate interrupt. When set the New Sample interrupt will trigger the INT2 inte	
		and NEW_SAMP_RT_ST will indicate the interrupt status.	
		0 - Disable New Sample Rate interrupt on INT2	
ALIDIO	 FLT_LINE_MB2	1 - Enable New Sample Rate interrupt on INT2	R/W
0x86	00000 <u>0</u> 00	INT2 interrupt mask for Audio Flat line interrupt. When set the Audio Flat line interrupt will trigger the INT2 inter	
3,00		AUDIO_FLT_LINE_ST will indicate the interrupt status.	. apt unu
		·	
		0 - Disable Audio Flat Line interrupt on INT2	
NIE L	100 500 500	1 - Enable Audio Flat Line interrupt on INT2	D 5.11
	MDS_FRQ_MB2	INITO intervent model for Nov. TMDC From the Miles and M	R/W
0x86	000000 <u>0</u> 0	INT2 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will trigge INT2 interrupt and NEW_TMDS_ST will indicate the interrupt status.	r the
		The interrupt and the transport will indicate the interrupt status.	
		0 - Disable New TMDS Frequency interrupt on INT2	
		1 - Enable New TMDS Frequency interrupt on INT2	
FIFO_NE	EAR_UFLO_MB2		R/W
0x86	0000000 <u>0</u>	INT2 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow interrup	t will
		trigger the INT2 interrupt and FIFO_NEAR_UFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Near Underflow interrupt on INT2	
		1 - Enable Audio FIFO Near Underflow interrupt on INT2	
L	1	1	

Ю	T = -	Register Map	
Reg	Bits	Description	D/M/
0x87	OLOR_CHNG_MB1	I INT1 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt	R/W will
		trigger the INT1 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status.	
		0 - Disable Deep Color Mode Change interrupt on INT1	
		1 - Enable Deep Color Mode interrupt on INT1	
	HNG_MB1		R/W
0x87	0 <u>0</u> 000000	INT1 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will trigger interrupt and VCLK_CHNG_ST will indicate the interrupt status.	the INT1
		0 - Disable Video Clock Change interrupt on INT1 1 - Enable Video Clock Change interrupt on INT1	
AUDIO_I	MODE_CHNG_MB		R/W
0x87	00 <u>0</u> 00000	INT1 interrupt mask for Audio Mode Changed interrupt. When set the Audio Mode Changed interrupt will trigger INT1 interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status.	r the
		0 - Disable Audio Mode Change interrupt on INT1 1 - Enable Audio Mode Change interrupt on INT1	
	ERROR_MB1		R/W
0x87	000 <u>0</u> 0000	INT1 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT1 interrupt an PARITY_ERROR_ST will indicate the interrupt status.	d
		0 - Disable Parity Error interrupt on INT1	
NFW/ SA	L MP_RT_MB1	1 - Enable Parity Error interrupt on INT1	R/W
0x87	0000 <u>0</u> 000	INT1 interrupt mask for New Sample Rate interrupt. When set the New Sample Rate interrupt will trigger the INT1	
	_	interrupt and NEW_SAMP_RT_ST will indicate the interrupt status.	
		0 - Disable New Sample Rate interrupt on INT1	
ALIDIO	<u> </u> FLT_LINE_MB1	1 - Enable New Sample Rate interrupt on INT1	R/W
0x87	00000 <u>0</u> 00	INT1 interrupt mask for Audio Flat Line interrupt. When set the Audio Flat Line interrupt will trigger the INT1 interaction and AUDIO_FLT_LINE_ST will indicate the interrupt status.	-
		0 - Disable Audio Flat Line interrupt on INT1 1 - Enable Audio Flat Line interrupt on INT1	
NEW_TA	NDS_FRQ_MB1	1 Enable Addition late line interrupt on inter-	R/W
0x87	000000 <u>0</u> 0	INT1 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will trigger INT1 interrupt and NEW_TMDS_FREQ_ST will indicate the interrupt status.	the
		0 - Disable New TMDS Frequency interrupt on INT1 1 - Enable New TMDS Frequency interrupt on INT1	
FIFO_NE	AR_UFLO_MB1		R/W
0x87	0000000 <u>0</u>	INT1 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow interrupt trigger the INT1 interrupt and FIFO_UFLO_ST will indicate the interrupt status.	will
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
MS_INF_	_CKS_ERR_RAW		R
0x88	<u>0</u> 0000000	Status of MPEG Source Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error been detected for an MPEG Source Infoframe. Once set, this bit will remain high until it is cleared via MS_INF_CKS_ERR_CLR.	or has
		0 - No MPEG source infoframe checksum error has occurred 1 - An MPEG source infoframe checksum error has occurred	
SPD_INF	CKS_ERR_RAW		R
0x88	0 <u>0</u> 000000	Status of SPD Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has bee detected for an SPD Infoframe. Once set, this bit will remain high until it is cleared via ASPD_INF_CKS_ERR_CLR.	n
		0 - No SPD infoframe checksum error has occurred 1 - An SPD infoframe checksum error has occurred	
	F_CKS_ERR_RAW		R
0x88	00 <u>0</u> 00000	Status of Audio Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has be detected for an Audio Infoframe. Once set, this bit will remain high until it is cleared via AUDIO_INF_CKS_ERR_CL	
		0 - No Audio infoframe checksum error has occurred 1 - An Audio infoframe checksum error has occurred	

Ю		Register Map
Reg	Bits	Description
	_CKS_ERR_RAW	Ctatus of AVI Infofrance Charles un Europ interment signal Whom set to 1 it indicates that a charles un owner has been
0x88	000 <u>0</u> 0000	Status of AVI Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has been detected for an AVI InfoFrame. Once set, this bit will remain high until it is cleared via AVI_INF_CKS_ERR_CLR.
		0 - No AVI infoframe checksum error has occurred 1 - An AVI infoframe checksum error has occurred
	RED_B_RAW	R
0x88	0000 <u>0</u> 000	Status of Port B Ri expired Interrupt signal. When set to 1 it indicates that HDCP cipher Ri value for Port B expired. Once set, this bit will remain high until it is cleared via RI_EXPIRED_B_CLR.
		0 - No Ri expired on port B 1 - Ri expired on port B
	RED_A_RAW	R
0x88	00000 <u>0</u> 00	Status of Port A Ri expired Interrupt signal. When set to 1 it indicates that HDCP cipher Ri value for Port A expired. Once set, this bit will remain high until it is cleared via RI_EXPIRED_A_CLR.
		0 - No Ri expired on port A 1 - Ri expired on port A
	PDATE_B_RAW	R
0x88	000000 <u>0</u> 0	Status of Port B AKSV Update Interrupt signal. When set to 1 it indicates that transmitter has written its AKSV into HDCP registers for Port B. Once set, this bit will remain high until it is cleared via AKSV_UPDATE_B_CLR.
		0 - No AKSV updates on port B
VKC/\ II	DDATE A DAVA	1 - Detected a write access to the AKSV register on port B
0x88	PDATE_A_RAW 00000000	Status of Port A AKSV Update Interrupt signal. When set to 1 it indicates that transmitter has written its AKSV into HDCP
OXOO		registers for Port A. Once set, this bit will remain high until it is cleared via AKSV_UPDATE_A_CLR.
		0 - No AKSV updates on port A 1 - Detected a write access to the AKSV register on port A
	_CKS_ERR_ST	R
0x89	<u>0</u> 0000000	Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No change in MPEG source infoframe checksum error 1 - An MPEG source infoframe checksum error has triggered this interrupt
SPD_INF	_CKS_ERR_ST	R
0x89	0 <u>0</u> 000000	Latched status of SPD Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via SPD_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No change in SPD infoframe checksum error 1 - An SPD infoframe checksum error has triggered this interrupt
	F_CKS_ERR_ST	R
0x89	00 <u>0</u> 00000	Latched status of Audio Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via AUDIO_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No change in Audio infoframe checksum error 1 - An Audio infoframe checksum error has triggered this interrupt
AVI INF	_CKS_ERR_ST	R
0x89	000 <u>0</u> 0000	Latched status of AVI Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via AVI_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No change in AVI infoframe checksum error 1 - An AVI infoframe checksum error has triggered this interrupt
RI_EXPI	RED_B_ST	R
0x89	0000 <u>0</u> 000	Latched status of Port B Ri expired Interrupt. Once set this bit will remain high until the interrupt has been cleared via RI_EXPIRED_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
01.5		0 - No Ri expired on port B 1 - Ri expired on port B
	RED_A_ST	R Latched status of Port A Pi avaired Interrupt Once set this bit will remain high until the interrupt has been cleared via
0x89	00000 <u>0</u> 00	Latched status of Port A Ri expired Interrupt. Once set this bit will remain high until the interrupt has been cleared via RI_EXPIRED_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - No Ri expired on port A 1 - Ri expired on port A

Reg Bits Description	Ю		Register Map	
Latched status of Port 8 AKSV Update Interrupt. Once set this bit will remain high until the interrupt has been cleared via AKSV UpDATE 8 L.R. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit on No AKSV updates on port 8 1 - Detected a writer access to the AKSV register on port 8 R			Description	
AKSY_UPDATE_8_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No AKSV updates on port 8 1 - Detected a write access to the AKSV register on port 8 AKSY_UPDATE_A_ST 0x89				
1- Detected a write access to the AKSV register on port B R	0x89	000000 <u>0</u> 0		red via
Display Disp				
AKSY_UPDATE_A_C.LR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No AKSY updates on port A 1 - Detected a write access to the AKSV register on port A S.P. CKS_ERR_CLR 0 - Does not clear MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST 3 - Does not clear 1 - Clears SPD_INF_CKS_ERR_ST AUD_INF_CKS_ERR_CLR 0 - Does not clear AUD_INF_CKS_ERR_ST 3 - Clear bit for the Audio Infoframe Checksum Error Interrupt. 0 - Does not clear AUD_INF_CKS_ERR_ST 1 - Clears AUD_INF_CKS_ERR_ST 3 - Clear bit for the AUD_INF_CKS_ERR_ST 1 - Clears AUD_INF_CKS_ERR_ST 3 - Clear bit for the AUD_INF_CKS_ERR_ST 1 - Clears AUD_INF_CKS_ERR_ST 2 - CLEAR AUD_INF_CKS_ERR_ST 3 - CLEAR AUD_INF_CKS_ERR_ST 3 - CLEAR AUD_INF_CKS_ERR_ST 4 - CLEAR AUD_INF_CKS_ERR_ST 4 - CLEAR AUD_INF_CKS_ERR_ST 5 - CLEAR AUD_INF_CKS_ERR	AKSV_U	PDATE_A_ST		R
1 - Detected a write access to the AKSV register on port A SC	0x89	0000000 <u>0</u>	AKSV_UPDATE_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	ared via
Ox8A Q.000000 Clear bit for the MPEG Source Infoframe Checksum Error Interrupt. O - Does not clear MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST SC Ox8A Q.000000 Clear bit for the SPD Infoframe Checksum Error Interrupt. O - Does not clear 1 - Clears SPD_INF_CKS_ERR_ST SC Ox8A Q.000000 Clear bit for the Avid Infoframe Checksum Error Interrupt. O - Does not clear AUD_INF_CKS_ERR_ST SC Ox8A Over Quite Over			1 - Detected a write access to the AKSV register on port A	
0 - Does not clear MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST 2 - 00000				SC
1 - Clears MS_INF_CKS_ERR_ST	0x8A	<u>0</u> 0000000		
0x8A □000000	CDD INIT	CKE EDD CLD	1 - Clears MS_INF_CKS_ERR_ST	SC
O - Does not clear 1 - Clears SPD_INF_CKS_ERR_ST SC				SC
SC Ox8A Ox	OXOA	0 <u>0</u> 000000	0 - Does not clear	
Clear bit for the Audio Infoframe Checksum Error Interrupt. 0 - Does not clear AUD_INF_CKS_ERR_ST 1 - Clears AUD_INF_CKS_ERR_ST 2 - Does not clear AVI_INF_CKS_ERR_ST 3 - Does not clear AVI_INF_CKS_ERR_ST 3 - Does not clear AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST 2 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_A_ST 3 - Does not clear RI_EXPIRED_A_ST 3 - Clear Bit for the Port A Ri expired Interrupt. 4 - Does not clear RI_EXPIRED_A_ST 3 - Clear Bit for the Port B AKSV_UPDATE_B_ST 3 - Clears RI_EXPIRED_A_ST 4 - Clears RI_EXPIRED_A_ST 5 - Clear Bit for the Port B AKSV_UPDATE_B_ST 1 - Clears RI_EXPIRED_A_ST 3 - Clears RI_EXPIRED_A_ST 4 - Clears RI_EXPIRED_A_ST 5 - Clear Bit for the Port B AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 3 - Clear Bit for the Port A AKSV_UPDATE_B_ST 3 - Clear Bit for the Port A AKSV_UPDATE_B_ST 4 - Clears AKSV_UPDATE_A_ST 5 - Clear Bit for the Port A AKSV_UPDATE_B_ST 5 - Clear Bit for the Port A AKSV_UPDATE_B_ST 6 - Disable MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 6 - Disable MPEG Source Infoframe Checksum Error interrupt to INT2 5 - Clear Bit for the Port A AKSV_UPDATE_B_ST 6 - Disable MPEG Source Infoframe Checksum Error interrupt to INT2 6 - Disable SPD Infoframe Checksum Error interrupt to INT2 6 - Disable SPD Infoframe Checksum Error interrupt to INT2 6 - Disable SPD Infoframe Checksum Error interrupt to INT2 6 - Disable SPD Infoframe Checksum Error interrup	ALID INI	F CKS FRR CLR		SC
1 - Clears AUD_INF_CKS_ERR_ST SC		•		<u> </u>
Clear bit for the AVI Infoframe Checksum Error Interrupt. 0 - Does not clear AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST 0 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST SC 0x8A 00000000				
0 - Does not clear AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST 1 - Clears AVI_INF_CKS_ERR_ST RI_EXPIRED_B_CLR 0 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST RI_EXPIRED_A_CLR 0 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_B_ST AKSV_UPDATE_B_CLR 0 - Does not clear AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1	AVI_INF_	•		SC
RI_EXPIRED_B_CLR	0x8A	000 <u>0</u> 0000		
Clear bit for the Port B Ri expired Interrupt. 0 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST RI_EXPIRED_A_CLR Clear bit for the Port A Ri expired Interrupt. 0 - Does not clear RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST AKSV_UPDATE_B_CLR Clear bit for the Port B AKSV_UPDATE_B_ST 1 - Clears RI_EXPIRED_A_ST AKSV_UPDATE_A_CLR Clear bit for the Port B AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST AKSV_UPDATE_A_CLR Clear bit for the Port A AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 Ox8B Q0000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 Ox8B Q0000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 Ox8B Q0000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt will indicate the interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. O - Disable SPD Infoframe Checksum Error interrupt on INT2 Ox8B Q0000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt will indicate the interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status.	21 5/215			
0 - Does not clear RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 1 - Clears RI_EXPIRED_B_ST 2 - Clear bit for the Port A Ri expired Interrupt. 0 - Does not clear RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 3 - Clear bit for the Port B AKSV Update Interrupt. SC				SC
R_EXPIRED_A_CLR	0x8A	0000 <u>0</u> 000		
Clear bit for the Port A Ri expired Interrupt. 0 - Does not clear RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST AKSV_UPDATE_B_CLR 0x8A	21 5/215		1 - Clears RI_EXPIRED_B_ST	
O - Does not clear RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST 1 - Clears RI_EXPIRED_A_ST				SC
AKSV_UPDATE_B_CLR Ox8A 00000000 Clear bit for the Port B AKSV Update Interrupt. 0 - Does not clear AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 2 - Clear bit for the Port A AKSV_UPDATE_B_ST 3 - Clear bit for the Port A AKSV_UPDATE_B_ST 4 - Clears AKSV_UPDATE_B_ST AKSV_UPDATE_A_CLR Ox8A 00000000 Clear bit for the Port A AKSV Update Interrupt. 0 - Does not clear 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 Ox8B 00000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 Ox8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2	0x8A	00000 <u>0</u> 00		
Ox8A O0000000 Clear bit for the Port B AKSV UpDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST AKSV_UPDATE_A_CLR Ox8A O0000000 Clear bit for the Port A AKSV Update Interrupt. 0 - Does not clear 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 Ox8B O0000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 Ox8B O000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2 NWW INT2 interrupt mask for SPD Infoframe Checksum Error interrupt will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2	A1(C) (11)		1 - Clears RI_EXPIRED_A_ST	56
0 - Does not clear AKSV_UPDATE_B_ST 1 - Clears AKSV_UPDATE_B_ST AKSV_UPDATE_A_CLR Clear bit for the Port A AKSV Update Interrupt. 0 - Does not clear 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 Ox8B				SC
AKSV_UPDATE_A_CLR	UXOA	000000 <u>0</u> 0		
Ox8A 000000000 Clear bit for the Port A AKSV Update Interrupt. O - Does not clear 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 R/W Ox8B 00000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. O - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 R/W Ox8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. O - Disable SPD Infoframe Checksum Error interrupt on INT2		<u> </u>		
0 - Does not clear 1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2				SC
1 - Clears AKSV_UPDATE_A_ST MS_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2	0x8A	0000000 <u>0</u>		
Ox8B O O O O O O O O O O O O O O O O O O O			1 - Clears AKSV_UPDATE_A_ST	
Checksum Error interrupt will trigger the INT2 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2				R/W
1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2 SPD_INF_CKS_ERR_MB2 0x8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2	Ux8B	<u>0</u> 0000000		s.
0x8B 00000000 INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2				
will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. 0 - Disable SPD Infoframe Checksum Error interrupt on INT2	SPD_INF	CKS_ERR_MB2		•
	0x8B	0 <u>0</u> 000000		errupt
			0 - Disable SPD Infoframe Checksum Error interrupt on INT2 1 - Enable SPD Infoframe Checksum Error interrupt on INT2	

Ю		Register Map	
Reg	Bits	Description	
	F_CKS_ERR_MB2		R/W
0x8B	00 <u>0</u> 00000	INT2 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum Error interrupt will trigger the INT2 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt status.	•
		0 - Disable Audio Infoframe Checksum Error interrupt on INT2 1 - Enable Audio Infoframe Checksum Error interrupt on INT2	
	_CKS_ERR_MB2		R/W
0x8B	000 <u>0</u> 0000	INT2 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error interrupt trigger the INT2 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status.	rupt will
DI EVDI	DED D MD2	0 - Disable AVI Infoframe Checksum Error interrupt on INT2 1 - Enable AVI Infoframe Checksum Error interrupt on INT2	D/M/
0x8B	RED_B_MB2	INT2 interrupt mask for Port B Ri expired interrupt. When set the Port B Ri expired interrupt will trigger the INT2 in	R/W
UXOD	0000 <u>0</u> 000	and RI_EXPIRED_B_ST will indicate the interrupt status.	terrupt
		0 - Disable Port B Ri expired interrupt on INT2 1 - Enable Port B Ri expired interrupt on INT2	
RI_EXPIR	RED_A_MB2		R/W
0x8B	00000 <u>0</u> 00	INT2 interrupt mask for Port A Ri expired interrupt. When set the Port A Ri expired interrupt will trigger the INT2 in and RI_EXPIRED_A_ST will indicate the interrupt status.	nterrupt
		0 - Disable Port A Ri expired interrupt on INT2 1 - Enable Port A Ri expired interrupt on INT2	
AKSV U	PDATE_B_MB2	T Enable Foretti expired interrupt of inter	R/W
0x8B	000000 <u>0</u> 0	INT2 interrupt mask for Port B AKSV Update interrupt. When set the Port B AKSV Update interrupt will trigger the I interrupt and AKSV_UPDATE_B_ST will indicate the interrupt status.	
		0 - Disable Port B AKSV Update interrupt on INT2 1 - Enable Port B AKSV Update interrupt on INT2	
Ox8B	PDATE_A_MB2 0000000 <u>0</u>	INT2 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will trigger the	R/W
OXOD		interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status. 0 - Disable Port A AKSV Update interrupt on INT2 1 - Enable Port A AKSV Update interrupt on INT2	11412
MS INF	_CKS_ERR_MB1		R/W
0x8C	<u>0</u> 0000000	INT1 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe Checksum Error interrupt will trigger the INT1 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt status	S.
		0 - Disable SPD Infoframe Checksum Error interrupt on INT1 1 - Enable SPD Infoframe Checksum Error interrupt on INT1	
SPD_INF	CKS_ERR_MB1		R/W
0x8C	0 <u>0</u> 000000	INT1 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error interwill trigger the INT1 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status.	errupt
		0 - Disable SPD Infoframe Checksum Error interrupt on INT1 1 - Enable SPD Infoframe Checksum Error interrupt on INT1	
AUD_IN	F_CKS_ERR_MB1		R/W
0x8C	00 <u>0</u> 00000	INT1 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum Error interrupt will trigger the INT1 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt status.	•
A) 71 17	CVC FSS ::-	0 - Disable Audio Infoframe Checksum Error interrupt on INT1 1 - Enable Audio Infoframe Checksum Error interrupt on INT1	Dati
	_CKS_ERR_MB1		R/W
0x8C	000 <u>0</u> 0000	INT1 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error interrupt trigger the INT1 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status.	rupt will
		0 - Disable AVI Infoframe Checksum Error interrupt on INT1 1 - Enable AVI Infoframe Checksum Error interrupt on INT1	
	RED_B_MB1		R/W
0x8C	0000 <u>0</u> 000	INT1 interrupt mask for Port B Ri expired interrupt. When set the Port B AKSV Update interrupt will trigger the INT interrupt and RI_EXPIRED_B_ST will indicate the interrupt status.	1
		0 - Disable Port B Ri expired interrupt on INT1 1 - Enable Port B Ri expired interrupt on INT1	

10		Register Map	
Reg	Bits	Description	D // A /
	ED_A_MB1		R/W
0x8C	00000 <u>0</u> 00	INT1 interrupt mask for Port A Ri expired interrupt. When set the Port A AKSV Update interrupt will trigger the INT1 interrupt and RI_EXPIRED_A_ST will indicate the interrupt status.	
		0 - Disable Port A Ri expired interrupt on INT1	
		1 - Enable Port BARi expired interrupt on INT1	
AKSV_UI	PDATE_B_MB1		R/W
0x8C	000000 <u>0</u> 0	INT1 interrupt mask for Port B AKSV Update interrupt. When set the Port B AKSV Update interrupt will trigger the IN interrupt and AKSV_UPDATE_B_ST will indicate the interrupt status.	NT1
		0 - Disable Port B AKSV Update interrupt on INT1 1 - Enable Port B AKSV Update interrupt on INT1	
AKSV UI	PDATE_A_MB1		R/W
0x8C	0000000 <u>0</u>	INT1 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will trigger the II interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status.	-
		0 - Disable Port A AKSV Update interrupt on INT1 1 - Enable Port A AKSV Update interrupt on INT1	
BG_MEA	S_DONE_RAW		R
0x8D	000000 <u>0</u> 0	Status of Background port Measurement completed interrupt signal. When set to 1 it indicates measurements of Ti frequency and video parameters on the selected background port have been completed. Once set, this bit will remain high until it is cleared via BG_MEAS_DONE_CLR.	
		0 - Measurements of TMDS frequency and video parameters of background port not finished or not requested 1 - Measurements of TMDS frequency and video parameters of background port are ready	ed.
VS_INF	CKS_ERR_RAW		R
0x8D	0000000 <u>0</u>	Status of Vendor Specific Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error been detected for an Vendor Specific Infoframe. Once set, this bit will remain high until it is cleared via VS_INF_CKS_ERR_CLR.	or has
		0 - No VS infoframe checksum error has occurred 1 - A VS infoframe checksum error has occurred	
	S_DONE_ST		R
0x8E	000000 <u>0</u> 0	Latched status of Background Port Measurement completed interrupt. Once set this bit will remain high until the interrupt has been cleared via BG_MEAS_DONE_CLR. This bit is only valid if enabled via corresponding the INT1 or interrupt mask bit. 0 - Measurements of TMDS frequency and video parameters of background port not finished or not requested 1 - Measurements of TMDS frequency and video parameters of background port are ready	
VS INF	CKS_ERR_ST		R
0x8E	0000000 <u>0</u>	Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until the inte has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 intermask bit	errupt
		0 - No change in VS infoframe checksum error	
		1 - A VS infoframe checksum error has triggered this interrupt	
BG_MEA	S_DONE_CLR		SC
0x8F	000000 <u>0</u> 0	Clear bit for the Background Port Measurement completed Interrupt. 0 - Does not clear BG_MEAS_DONE_ST	
		1 - Clears BG_MEAS_DONE_ST	
VS INF	CKS_ERR_CLR		SC
0x8F	0000000 <u>0</u>	Clear bit for the Vendor Specific Infoframe Checksum Error Interrupt.	
		0 - Does not clear 1 - Clears VS_INF_CKS_ERR_ST	
	S_DONE_MB2		R/W
0x90	000000 <u>0</u> 0	INT2 interrupt mask for Background port Measurement completed interrupt. When set the Background port Measurement completed interrupt will trigger the INT2 interrupt and BG_MEAS_DONE_ST will indicate the interru status.	pt
		0 - Disable Background port Measurement Completed interrupt on INT2 1 - Enable Background port Measurement Completed interrupt on INT2	
VS_INF_	CKS_ERR_MB2		R/W
0x90	0000000 <u>0</u>	INT2 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific Infofram Checksum Error interrupt will trigger the INT2 interrupt and VS_INF_CKS_ERR_ST will indicate the interrupt status.	
		0 - Disable Vendor Specific Infoframe Checksum Error interrupt on INT2 1 - Enable Vendor Specific Infoframe Checksum Error interrupt on INT2	

10	Τ = -	Register Map
Reg	Bits	Description
	S_DONE_MB1	R/W
0x91	000000 <u>0</u> 0	INT1 interrupt mask for Background port Measurement completed interrupt. When set the Background port Measurement completed interrupt will trigger the INT1 interrupt and BG_MEAS_DONE_ST will indicate the interrupt status.
		0 - Disable Background port Measurement Completed interrupt on INT1 1 - Enable Background port Measurement Completed interrupt on INT1
	CKS_ERR_MB1	R/W
0x91	0000000 <u>0</u>	INT1 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific Infoframe Checksum Error interrupt will trigger the INT1 interrupt and VS_INF_CKS_ERR_ST will indicate the interrupt status.
		0 - Disable Vendor Specific Checksum Error interrupt on INT1 1 - Enable Vendor Specific Checksum Error interrupt on INT1
CEC_RX_	_RDY2_RAW	R
0x92	00 <u>0</u> 00000	Raw status of CEC Receiver Buffer 2 Ready signal. When set to 1 it indicates that a CEC frame has been received and is waiting to be read in receiver frame buffer 2.
		0 - No change 1 - CEC Rx buffer 2 has received a complete message which is ready be read by the host
	_RDY1_RAW	R
0x92	000 <u>0</u> 0000	Raw status of CEC Receiver Buffer 1 Ready signal. When set to 1 it indicates that a CEC frame has been received and is waiting to be read in receiver frame buffer 1.
		0 - No change 1 - CEC Rx buffer 1 has received a complete message which is ready be read by the host
	RDY0_RAW	R
0x92	0000 <u>0</u> 000	Raw status of CEC Receiver Buffer 0 Ready signal. When set to 1 it indicates that a CEC frame has been received and is waiting to be read in receiver frame buffer 0.
		0 - No change 1 - CEC Rx buffer 0 has received a complete message which is ready be read by the host
	_RETRY_TIMEOUT	
0x92	00000 <u>0</u> 00	Raw status of CEC Transmitter retry timeout signal.
		0 - No change 1 - CEC TX has retried to send the current message by the no. of times specified in the TX_RETRY_REGISTER but it was unsuccessful every time
	_ARBITRATION_LC	
0x92	000000 <u>0</u> 0	Raw status of CEC Transmitter Arbitration lost signal.
		0 - No change 1 - CEC TX has lost arbitration to another TX
CEC TX	_READY_RAW	l R
0x92	0000000 <u>0</u>	Raw status of CEC Transmitter 'message sent' signal. This bit will be go high whenever the TX has successfully sent a message.
		0 - No change
CEC DV	RDY2_ST	1 - CEC TX has successfully sent the last outgoing message
0x93	00 <u>0</u> 00000	Latched status of CEC_RX_RDY2_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 2 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.
		0 - No change 1 - New CEC message received in buffer 2
	_RDY1_ST	R
0x93	000 <u>0</u> 0000	Latched status of CEC_RX_RDY1_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 1 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.
		0 - No change 1 - New CEC message received in buffer 1
	_RDY0_ST	R
0x93	0000 <u>0</u> 000	Latched status of CEC_RX_RDY0_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 0 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.
		0 - No change 1 - New CEC message received in buffer 0

Ю		Register Map	
Reg	Bits	Description	
	_RETRY_TIMEOUT		R
0x93	00000 <u>0</u> 00	Latched status of CEC_TX_RETRY_TIMEOUT_RAW signal. This bit is only valid if enabled via the corresponding IN INT2 interrupt mask bit. If the CEC TX fails to send the current message within the number of retry attempts spec CEC_TX_RETRY this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_TX_RETRY_TIMEOUT_CLR.	
		0 - No change 1 - CEC TX has tried but failed to resend the current message for the number of times specified by CEC_TX	_RETRY
CEC_TX	_ARBITRATION_LO		R
0x93	000000 <u>0</u> 0	Latched status of CEC_TX_ARBITRATION_LOST_RAW signal. This bit is only valid if enabled via the corresponding INT2 interrupt mask bit. If the CEC TX loses arbitration while trying to send a message this bit is set. Once set this remain high until the interrupt has been cleared via CEC_TX_ARBITRATION_LOST_CLR.	
		0 - No change 1 - The CEC TX has lost arbitration to another TX	
CEC_TX	_READY_ST		R
0x93	0000000 <u>0</u>	Latched status of CEC_TX_READY_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When the CEC TX successfully sends the current message this bit is set. Once set this bit will rehigh until the interrupt has been cleared via CEC_TX_READY_CLR. 0 - No change	
		1 - Message transmitted successfully	•
	Z_RDY2_CLR		SC
0x94	00 <u>0</u> 00000	Clear bit for CEC Receiver Buffer 2 Ready interrupt. 0 - Does not clear CEC_RX_RDY2_ST	
		1 - Clears CEC_RX_RDY2_ST	
0x94	C_RDY1_CLR 000 <u>0</u> 0000	Clear bit for CEC Receiver Buffer 1 Ready interrupt.	SC
		0 - Does not clear CEC_RX_RDY1_ST 1 - Clears CEC_RX_RDY1_ST	
CEC_RX	_RDY0_CLR		SC
0x94	0000 <u>0</u> 000	Clear bit for CEC Receiver Buffer 0 Ready interrupt.	
		0 - Does not clear CEC_RX_RDY0_ST 1 - Clears CEC_RX_RDY0_ST	
CEC_TX	_RETRY_TIMEOUT		SC
0x94	00000 <u>0</u> 00	Clear bit for CEC Transmitter Retry Timeout interrupt.	
		0 - Does not clear CEC_TX_RETRY_TIMEOUT_ST 1 - Clears CEC_TX_RETRY_TIMEOUT_ST	
CEC_TX	_ARBITRATION_LO	DST_CLR	SC
0x94	000000 <u>0</u> 0	Clear bit for CEC Transmitter Arbitration Lost interrupt.	
		0 - Does not clear CEC_TX_ARBITRATION_LOST_ST 1 - Clears CEC_TX_ARBITRATION_LOST_ST	
CEC_TX	_READY_CLR		SC
0x94	0000000 <u>0</u>	Clear bit for CEC Transmitter Ready interrupt.	
		0 - Does not clear CEC_TX_READY_ST 1 - Clears CEC_TX_READY_ST	
CEC_RX	Z_RDY2_MB2		R/W
0x95	00 <u>0</u> 00000	INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	ot will
		0 - Disables CEC Receiver Buffer 2 Ready interrupt on INT2 1 - Enables CEC Receiver Buffer 2 Ready interrupt on INT2	
CEC_RX	C_RDY1_MB2	V L	R/W
0x95	000 <u>0</u> 0000	INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Buffer 1 Ready interrupt on INT2 1 - Enables CEC Receiver Buffer 1 Ready interrupt on INT2	

Ю		Register Map	
Reg	Bits	Description	
	_RDY0_MB2		R/W
0x95	0000 <u>0</u> 000	INT2 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready interrupt trigger the INT2 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status.	ot will
		0 - Disables CEC Receiver Buffer 0 Ready interrupt on INT2	
		1 - Enables CEC Receiver Buffer 0 Ready interrupt on INT2	
CEC_TX	_RETRY_TIMEOUT		R/W
0x95	00000 <u>0</u> 00	INT2 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry Timeout int will trigger the INT2 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt status.	errupt
		0 - Disables CEC Receiver Transmitter Timeout Retry interrupt on INT2	
CEC TV	A DOUT DATION LO	1 - Enables CEC Receiver Transmitter Timeout Retry interrupt on INT2	D // M
	_ARBITRATION_LC		R/W
0x95	000000 <u>0</u> 0	INT2 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter Arbitration Lost interrupt will trigger the INT2 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT2	
		1 - Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT2	
	_READY_MB2		R/W
0x95	0000000 <u>0</u>	INT2 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will trigge INT2 interrupt and CEC_TX_RDY_ST will indicate the interrupt status.	er the
		0 - Disables CEC Receiver Transmitter Ready interrupt on INT2	
		1 - Enables CEC Receiver Transmitter Ready interrupt on INT2	
CEC_RX	_RDY2_MB1		R/W
0x96	00 <u>0</u> 00000	INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	ot will
		0 - Disables CEC Receiver Buffer 2 Ready interrupt on INT1 1 - Enables CEC Receiver Buffer 2 Ready interrupt on INT1	
	_RDY1_MB1		R/W
0x96	000 <u>0</u> 0000	INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	ot will
		0 - Disables CEC Receiver Buffer 1 Ready interrupt on INT1	
		1 - Enables CEC Receiver Buffer 1 Ready interrupt on INT1	
CEC_RX	_RDY0_MB1		R/W
0x96	0000 <u>0</u> 000	INT1 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready interrupt trigger the INT1 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status.	ot will
		0 - Disables CEC Receiver Buffer 0 Ready interrupt on INT1	
		1 - Enables CEC Receiver Buffer 0 Ready interrupt on INT1	
CEC_TX	_RETRY_TIMEOUT		R/W
0x96	00000 <u>0</u> 00	INT1 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry Timeout int will trigger the INT1 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt status.	errupt
		0 - Disables CEC Receiver Transmitter Timeout Retry interrupt on INT1 1 - Enables CEC Receiver Transmitter Timeout Retry interrupt on INT1	
	_ARBITRATION_LC		R/W
0x96	000000 <u>0</u> 0	INT1 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter Arbitration Lost interrupt will trigger the INT1 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT1	
		1 - Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT1	
CEC TX	_READY_MB1		R/W
0x96	0000000 <u>0</u>	INT1 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will trigge INT1 interrupt and CEC_TX_RDY_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Transmitter Ready interrupt on INT1 1 - Enables CEC Receiver Transmitter Ready interrupt on INT1	

Ю		Register Map	
Reg	Bits	Description	
	ERRUPT_BYTE[7:0		R
0x97	00000000	One of the 8 preprogrammed commands received	
		OO No share we	
		00 - No change	
		01 - opcode 1 received.	
		02 - opcode 2 received.	
		04 - opcode 3 received.	
		08 - opcode 4 received.	
		10 - opcode 5 received.	
		20 - opcode 6 received.	
		40 - opcode 7 received.	
CEC INT	EDDLIDT DYTE CT	80 - opcode 8 received.	
	ERRUPT_BYTE_ST		R
0x98	00000000	0 - No change	
		1 - one of the 8 opcodes received	
CEC_INT	ERRUPT_BYTE_CL	R[7:0]	SC
0x99	00000000	0 - does not clear	
		1 - clears cec_interrupt_byte_st	
CE C	EDDI IDT 21:		D.C.1
	ERRUPT_BYTE_MI		R/W
0x9A	00000000	0 - masks cec_interrupt_byte_st	
		1 - unmasks cec_interrupt_byte_st	
CEC_INT	ERRUPT_BYTE_MI	B1[7:0]	R/W
0x9B	00000000	0 - masks cec_interrupt_byte_st	
		1 - unmasks cec_interrupt_byte_st	
	CKER_EN		R/W
0xD6	0000000 <u>0</u>	Pseudo boundary scan scheme is implemented on pixel pins P[35:0]. When enabled by setting PIN_CHECKER_EN	l high,
		the 8-bit word in PIN_CHECKER_VAL is mapped to the pixel pins.	
		0 - Disabled by default	
500 600		1 - The 8-bit word in PIN_CHECKER_VAL is mapped to the pins outlined in the description	D 044
	CKER_VAL[7:0]	A section of the first of the f	R/W
0xD7	00000000	A control to set the used for the pin checker feature. PIN_CHECKER_VAL is output on the following pins when	
		PIN_CHECKER_EN is set: P[7:0] <= PIN_CHECKER_VAL[7:0] P[15:8] <= PIN_CHECKER_VAL[7:0] P[23:16] <= PIN_CHECKER_VAL[7:0] P[15:32] <= PIN_CHECKER_VAL[7:0] P[23:16] <= PIN_CHECKER_VAL[7:0] P[15:32] <= PIN_CHECKER_VAL[7:0] P[23:16] <= PIN_CHECKER_VAL[7:0] P[15:32] <= PIN_CHECKER_VAL[7:0] P[15:32] <= PIN_CHECKER_VAL[7:0] P[23:16] <= PIN_CHECKER_VAL[7:0] P[15:32] <= PIN_CHECKER_VAL[7:0] <= PIN_CHECKER_VAL[7:0] <= PIN_CHECKER_VAL[7:0] <= PIN_CHECKER_VAL[7:0] <= PIN_CHECKER_VAL[7:0] <= PIN_CHECKER_V	
		PIN_CHECKER_VAL[7:0] P[31:24] <= PIN_CHECKER_VAL[7:0] P[35:32] <= PIN_CHECKER_VAL[3:0] FIELD/DE <=	
		PIN_CHECKER_VAL[6] VS <= PIN_CHECKER_VAL[5] HS <= PIN_CHECKER_VAL[4]	
MAN OF	P_CLK_SEL_EN		R/W
0xDD	<u>0</u> 00000000	A control to select between automatic and manual output clock selection.	11/ 44
UXDD	<u>0</u> 0000000	A control to select between automatic and manual output clock selection.	
		0 - Automatic output clock selection based on OP_FORMAT_SEL	
		1 - Manual output clock selection as defined by MAN_OP_CLK_SEL[2:0].	
MAN OF	CLK_SEL[2:0]	i mandar output clock selection as defined by minit_of _cert_see[2.0].	R/W
0xDD	00000000	A control to select the manual output clock. MAN_OP_CLK_SEL_EN must be set to 1 for this control to be valid.	11/ VV
OXDD	0 <u>000</u> 0000	A control to select the manual output clock. MANUOT_CEN_SEE_EN must be set to 1 for this control to be valid.	
		000 - 1x Data clk (CP_CLK)	
		001 - 2x data clk (2x CP_CLK)	
		010 - 0.5 Data clk (half CP_CLK)	
		011 - 90 deg phase shifted 1xData clk (ddr_clk)	
		100 - Reserved. Do not use.	
		100 - Reserved. Do not use.	
		110 - Reserved. Do not use.	
		110 - Reserved. Do not use. 111 - Reserved. Do not use.	
RD_INFC	N[15·∩]		R
0xEA	00000000	Chip revision code	N
0xEA 0xEB	00000000	Chilp revision Code	
VALD	<u>50000000</u>	0x2041 – Final silicon ADV7612	
CEC CLA	VE ADDRESOL	0x2051 – Final silicon ADV7611	D/M
	VE_ADDR[6:0]	Dragrammable 12C clave address for CEC man	R/W
0xF4	<u>0000000</u> 0	Programmable I2C slave address for CEC map	
INFOFRA	ME_SLAVE_ADDF	R[6:0]	R/W
0xF5	0000000	Programmable I2C slave address for Infoframe map	

DPLL Register Map

		· · · · · · · · · · · · · · · · · · ·	
Reg	Bits	Description	
KSV_SL/	AVE_ADDR[6:0]		R/W
0xF9	0000000	Programmable I2C slave address for KSV map	
EDID_SL	_AVE_ADDR[6:0]		R/W
0xFA	<u>0000000</u> 0	Programmable I2C slave address for EDID map	
HDMI_S	LAVE_ADDR[6:0]		R/W
0xFB	<u>0000000</u> 0	Programmable I2C slave address for HDMI map	
CP_SLA	/E_ADDR[6:0]		R/W
0xFD	<u>0000000</u> 0	Programmable I2C slave address for CP map	
MAIN_R	ESET		SC
0xFF	<u>0</u> 00000000	Main reset where everything, all I2C registers will be reset to their default values.	
		0 - Normal Operation.	
		1 - Apply Main I2C reset.	

2.2 DPLL

Reg	Bits	Description	
CLK_DIV	IDE_RATIO[3:0]		R/W
0xA0	0000 <u>0000</u>	This sets the ratio of reference clock to crystal. $F(ref) = F(xtal) * (clock ratio + 2)$. 0x0 forces automatic mode, in wl $F(ref)$ is kept as close to 324MHz as possible using xtal_freq_sel[1:0] in IO map.	nich
MCLK_F	S_N[2:0]		R/W
0xB5	00000 <u>001</u>	Selects the multiple of 128fs used for MCLK out. 000 - 128fs 001 - 256fs 010 - 384fs 011 - 512fs 100 - 640fs 101 - 768fs 110 - Not Valid 111 - Not Valid	

2.3 HDMI

Reg	Bits	Description	
HDCP_A	40		R/W
0x00	<u>0</u> 0000000	A control to set the second LSB of the HDCP port I2C address.	
		0 - I2C address for HDCP port is 0x74. Used for Single-Link Mode or 1st Receiver in Dual-Link Mode 1 - I2C address for HDCP port is 0x76. Used only for a 2nd receiver Dual-link Mode.	
BG_MEA	AS_PORT_SEL[2:0		R/W
0x00	00 <u>000</u> 000	BG_MEAS_PORT_SEL[1:0] selects a background port on which HDMI measurements are to be made and provice background measurement registers. The port in question must be set as a background port in order for this set effective. There is no conflict if this matches the port selected by HDMI_PORT_SELECT.	
		000 - Port A	
		001 - Port B	
HDMI_F	ORT_SELECT[2:0]		R/W
0x00	00000 <u>000</u>	This two bit control is used for HDMI primary port selection.	•
		000 - Port A	
		001 - Port B	
MUX_D	SD_OUT		R/W
0x01	000 <u>0</u> 0000	An override control for the DSD output	
		0 - Override by outputting I2S data	
		1 - Override by outputting DSD/DST data	

HDMI		Register Map	
Reg	Bits	Description	
	JTO_MUX_DSD_O		R/W
0x01	0000 <u>0</u> 000	DSD/DST override control. In automatic control DSD or I2S interface is selected according to the type of packet ro DSD/DST interface enabled if part receives DSD or DST audio sample packet. I2S interface is enabled when part raudio sample packets or when no packet is received. In manual mode MUX_DSD_OUT selects the output interface.	eceives
		0 - Automatic DSD/DST output control 1 - Override DSD/DST output control	
OVR_M	UX_HBR		R/W
0x01	00000 <u>0</u> 00	A control to select automatic or manual configuration for HBR outputs. Automatically, HBR outputs are encoded streams. In manual mode MUX_HBR_OUT selects the audio output interface.	as SPDIF
		0 - Automatic HBR output control 1 - Manual HBR output control	
MUX_H	BR_OUT		R/W
0x01	000000 <u>0</u> 0	A control to manually select the audio output interface for HBR data. Valid when OVR_MUX_HBR is set to 1.	
		0 - Override by outputting I2S data 1 - Override by outputting SPDIF data	
TERM_A			R/W
0x01	0000000 <u>0</u>	This bit allows the user to select automatic or manual control of clock termination. If automatic mode terminatio enabled, then the termination on the port selected via HDMI_PORT_SELECT[2:0] is enabled. The termination is d on all other ports.	
		0 - Disable Termination automatic control	
FN DC	DODT D	1 - Enable Termination automatic control	D/M/
	PORT_B	Dadicaround made enable for Dort D. Cate the Dort D in background made to establish a UDCD link with its source	R/W
0x02	0 <u>0</u> 000000	Background mode enable for Port B. Sets the Port B in background mode to establish a HDCP link with its source the port is not selected by HDMI_PORT_SELECT. This control has no effect if the port is selected by HDMI_PORT_	
		0 - Port disabled, unless selected with HDMI_PORT_SELECT 1 - Port enabled in background mode.	
EN_BG_	PORT_A		R/W
0x02	0000000 <u>0</u>	Background mode enable for Port A. Sets Port A in background mode to establish a HDCP link with its source ever port is not selected by HDMI_PORT_SELECT. This control has no effect if the port is selected by HDMI_PORT_SEL	
		0 - Port disabled, unless selected with HDMI_PORT_SELECT 1 - Port enabled in background mode.	
DIS_I2S	_ZERO_CPMPR		R/W
0x03	<u>0</u> 0011000	Disable the zeroing of I2S data when compressed audio is detected (during the new_mute_compr enabled in the compressed audio is detected).	d)
		0 - Disabled 1 - Enabled	
	MODE[1:0]		R/W
0x03	0 <u>00</u> 11000	A control to configure the I2S output interface.	
		00 - I2S Mode	
		01 - Right Justified	
		10 - Left Justified	
ISSDITIA	#DT1 [4 6]	11 - Raw SPDIF (IEC60958) Mode	D 411
0x03	/IDTH[4:0] 000 <u>11000</u>	A control to adjust the bit width for right justified mode on the I2S interface.	R/W
ONOS	000 <u>11000</u>	00000 - 0 bit	
		00001 - 1 bit 00010 - 2 bits	
		 11000 - 24 bits 11110 - 30 bits	
		11111 - 31 bits	
AV_MU	TE		R
0x04	0 <u>0</u> 000000	Readback of AVMUTE status received in the last General Control packet received.	
		0 - AVMUTE not set 1 - AVMUTE set	

HDMI	1	Register Map
Reg	Bits	Description
	KEYS_READ	R
0x04	00 <u>0</u> 00000	A readback to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic high is returned when the read is successful.
		0 - HDCP keys and/or KSV not yet read
LIDCD I	VEV EDDOD	1 - HDCP keys and/or KSV HDCP keys read
0x04	(EY_ERROR 000 <u>0</u> 0000	R A readback to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Returns
0.04	000 <u>0</u> 0000	1 when HDCP Key master encounters an error while reading the HDCP Key OTP ROM
		0 - No error occurred while reading HDCP keys
HDCD D	IRI_EXPIRED	1 - HDCP keys read error
0x04	0000 <u>0</u> 000	Readback high when a calculated Ri has not been read by the source TX, on the active port. It remains high until next
OXO I		Aksv update
	PLL_LOCKED	R
0x04	000000 <u>0</u> 0	A readback to indicate if the TMDS PLL is locked to the TMDS clock input to the selected HDMI port.
		0 - The TMDS PLL is not locked
ALIDIO	PLL LOCKED	1 - The TMDS PLL is locked to the TMDS clock input to the selected HDMI port.
0x04	0000000 <u>0</u>	A readback to indicate the Audio DPLL lock status.
	<u></u>	
		0 - The audio DPLL is not locked
		1 - The audio DPLL is locked
HDMI_N		R
0x05	<u>0</u> 0000000	A readback to indicate whether the stream processed by the HDMI core is a DVI or an HDMI stream.
		0 - DVI Mode Detected
HDMI C	ONTENT_ENCRY	1 - HDMI Mode Detected PTED R
0x05	0 <u>0</u> 000000	A readback to indicate the use of HDCP encryption.
OXOS	0 <u>0</u> 000000	0 - The input stream processed by the HDMI core is not HDCP encrypted
		1 - The input stream processed by the HDMI core is HDCP encrypted
	YNC_POLARITY	R
0x05	00 <u>0</u> 00000	A readback to indicate the polarity of the HSync encoded in the input stream
		0 - The HSync is active low
DVI VSV	 YNC_POLARITY	1 - The HSync is active high
0x05	00000000	A readback to indicate the polarity of the VSync encoded in the input stream
	_	
		0 - The VSync is active low
	<u> </u>	1 - The VSync is active high
	PIXEL_REPETITION	
0x05	0000 <u>0000</u>	A readback to provide the current HDMI pixel repetition value decoded from the AVI Infoframe received. The HDMI receiver automatically discards repeated pixel data and divides the pixel clock frequency appropriately as per the pixel repetition value.
		0000 - 1x
		0001 - 2x
		0010 - 3x
		0011 - 4x
		0100 - 5x
		0101 - 6x
		0110 - 7x
		0111 - 8x 1000 - 9x
		1000 - 9x 1001 - 10x
		1010 - 10x 1010 - 1111 - Reserved
VERT FI	L LTER_LOCKED	R R
0x07	<u>0</u> 00000000	Vertical filter lock status. Indicates whether or not the vertical filter is locked and vertical synchronization parameter measurements are valid for readback.
		measurements are valid for readback.
		0 - Vertical filter has not locked 1 - Vertical filter has locked

HDMI	1	Register Map	
Reg	Bits	Description	
	CHANNEL_MODE		R
0x07	0 <u>0</u> 000000	Flags stereo or multichannel audio packets. Note stereo packets may carry compressed multi-channel audio.	
		0 - Stereo Audio (may be compressed multichannel)	
		1 - Multichannel uncompressed audio detected (3-8 channels).	
DE REG	_l ien_filter_locke		R
0x07	00 <u>0</u> 00000	DE regeneration filter lock status. Indicates that the DE regeneration section has locked to the received DE and I	
OXO7		synchronization parameter measurements are valid for readback.	TOTIZOTICAL
		0 - DE regeneration not locked	
		1 - DE regeneration locked to incoming DE	
	IDTH[12:0]		R
0x07	000 <u>00000</u>	Line width is a horizontal synchronization measurement. The gives the number of active pixels in a line. This	
80x0	00000000	measurement is only valid when the DE regeneration filter is locked.	
		0000000000 Total number of active pivels per line	
		0000000000 - Total number of active pixels per line. xxxxxxxxxx - Total number of active pixels per line.	
EIEI DO	L HEIGHT[12:0]	xxxxxxxxxx - Total number of active pixels per line.	R
0x09	000 <u>00000</u>	Field 0 Height is a vertical filter measurement. This readback gives the number of active lines in field 0. This mea	
0x0A	00000000	is valid only when the vertical filter has locked.	asarcinent
		,	
		00000000000 - The number of active lines in Field 0	
		xxxxxxxxxxxx - The number of active lines in Field 0	
DEEP_C	OLOR_MODE[1:0]		R
0x0B	<u>00</u> 000000	A readback of the deep color mode information extracted from the general control packet	
		00 - 8-bits per channel	
		01 - 10-bits per channel	
		10 - 12-bits per channel	
LIDAAL II	NITEDI ACED	11 - 16-bits per channel (not supported)	
Ox0B	NTERLACED 00 0 00000	HDMI input Interlace status, a vertical filter measurement	R
UXUB	00 <u>0</u> 00000	HDMI input Interlace status, a vertical filter measurement.	
		0 - Progressive Input	
		1 - Interlaced Input	
FIELD1_	HEIGHT[12:0]		R
0x0B	000 <u>00000</u>	Field 1 height is a vertical filter measurement. This readback gives the number of active lines in field. This measurement.	
0x0C	00000000	valid only when the vertical filter has locked. Field 1 measurements are only valid when HDMI_INTERLACED is se	et to 1.
		00000000000 - The number of active lines in Field 1	
FDFOTO	ALEDANICE(2:0)	xxxxxxxxxxxx - The number of active lines in Field 1	D/M/
0x0D	0000 <u>0100</u>	Sets the tolerance in MHz for new TMDS frequency detection. This tolerance is used for the audio mute mask	R/W
UXUD	000000000	MT_MSK_VCLK_CHNG and the HDMI status bit NEW_TMDS_FRQ_RAW.	
		THI_MSI_VCER_CITIO and the FIDMI states bit NEW_TMD5_FIRE_IVW.	
		0100 - Default tolerance in MHz for new TMDS frequency detection	
		xxxx - Tolerance in MHz for new TMDS frequency detection	
MAN_A	UDIO_DL_BYPASS		R/W
0x0F	<u>0</u> 0011111	Audio Delay Bypass Manual Enable. The audio delay line is automatically active for stereo samples and bypasse	ed for
		multichannel samples. By setting MAN_AUDIO_DL_BYPASS to 1 the Audio delay bypass configuration can be se	t by the
		user with the AUDIO_DELAY_LINE_BYPASS control.	
		0 - Audio delay line is automatically bypassed if multichannel audio is received. The audio delay line is	
		automatically enabled if stereo audio is received.	
		1 - Overrides automatic bypass of audio delay line. Audio delay line is applied depending on the AUDIO_DELAY_LINE_BYPASS control.	
ALIDIO	 _Delay_line_bypa		R/W
0x0F	0 <u>0</u> 011111	Manual bypass control for the audio delay line. Only valid if MAN_AUDIO_DL_BYPASS is set to 1.	11/ VV
UAUI	0 <u>0</u> 071111	manadi 27 pass condition the additional wife. Only valid in Minit_NODIO_DE_DIT 705 is set to 1.	
		0 - Enables the audio delay line.	
		1 - Bypasses the audio delay line.	
AUDIO	MUTE_SPEED[4:0]		R/W
0x0F	000 <u>11111</u>	Number of samples between each volume change of 1.5dB when muting and unmuting	
L	1	L	

HDMI		Register Map	
Reg	Bits	Description	D.044
	IANGE_THRESHOL	D[5:0] Sets the tolerance for change in the CTS value. This tolerance is used for the audio mute mask MT_MSK_NEW_C	R/W
0x10	00 <u>100101</u>	the HDMI status bit CTS_PASS_THRSH_RAW and the HDMI interrupt status bit CTS_PASS_THRSH_ST. This regists the amounts of LSBs that the CTS can change before an audio mute, status change or interrupt is triggered.	
		100101 - Tolerance of CTS value for CTS_PASS_THRSH_RAW and MT_MSK_NEW_CTS xxxxxx - Tolerance of CTS value for CTS_PASS_THRSH_RAW and MT_MSK_NEW_CTS	
		ULL_THRESHOLD[6:0]	R/W
0x11	0 <u>1111101</u>	Sets the threshold used for FIFO_NEAR_OVRFL_RAW. FIFO_NEAR_OVRFL_ST interrupt is triggered if audio FIFO this level	reaches
AUDIO_	FIFO_ALMOST_EN	MPTY_THRESHOLD[6:0]	R/W
0x12	0000010	Sets the threshold used for FIFO_NEAR_UFLO_RAW. FIFO_NEAR_UFLO_ST interrupt is triggered if audio FIFO go this level	oes below
AC_MSK	<_VCLK_CHNG		R/W
0x13	0 <u>1</u> 1111111	Audio Coast Mask for TMDS clock change. When set the audio DPLL coasts if the TMDS clock has any irregular/n pulses. 1 - Audio DPLL coasts if TMDS clock any irregular/missing pulses.	nissing
		0 - Audio DPLL does not coast if TMDS clock any irregular/missing pulses.	
	<_VPLL_UNLOCK		R/W
0x13	01 <u>1</u> 11111	Audio Coast Mask for TMDS PLL Unlock. When set the audio DPLL coasts if the TMDS PLL unlocks.	
		1 - Audio DPLL coasts if TMDS DPLL unlocks. 0 - Audio DPLL does not coast if TMDS DPLL unlocks.	
AC_MSK	K_NEW_CTS	Thad of the does not coust it imps of the amount.	R/W
0x13	0111 <u>1</u> 111	Audio Coast Mask for a new ACR CTS value. When set the audio DPLL coasts if CTS changes by more than thresh defined in CTS_CHANG_THRESHOLD[5:0].	nold
		1 - Audio DPLL coasts if CTS changes by more than the threshold set in register CTS_CHANGE_THRESHOL 0 - Audio DPLL does not coast if CTS changes by more than the threshold set in register CTS_CHANGE_THRESHOLD[5:0].	.D[5:0].
AC_MSk	K_NEW_N		R/W
0x13	01111 <u>1</u> 11	Audio Coast Mask for a new ACR N value. When set the audio DPLL coasts if N value changes. 1 - Audio DPLL coasts if a change in the N value occurs.	
		0 - Audio DPLL does not coast if a change in the N value occurs.	
AC_MSK	K_CHNG_PORT	To read of 12 does not constitute and any of the second of	R/W
0x13	011111 <u>1</u> 1	Audio Coast Mask for a HDMI port change. When set the audio DPLL coasts if a change in the active port occurs	
		1 - Audio DPLL coasts if the active port is changed. 0 - Audio DPLL does not coast if the active port is changed	
AC MSK	 <_vclk_det	0 - Addio DFLL does not coast if the active port is changed	R/W
0x13	0111111 <u>1</u>	Audio Coast Mask for a TMDS clock detection. It sets the audio PLL to coast if no TMDS clock is detected on the port.	
		1 - Audio DPLL coasts if a TMDS clock is not detected on the active port. 0 - Audio DPLL does not coast if a TMDS clock is not detected on the active port.	
	K_COMPRS_AUD	Audia Muta Mash far compressed audia la satala sudia muta ifaha u di susat alita audia di satala sudia	R/W
0x14	00 <u>1</u> 11111	Audio Mute Mask for compressed audio. It sets the audio mutes if the audio received is in a compressed format. 1 - Audio mute occurs if audio is received in compressed format.	•
MT MS	 K_AUD_MODE_CH		R/W
0x14	001 <u>1</u> 1111	Audio Mute Mask for audio mode change. It sets audio mutes if audio changes between any of the following PC HBR or DST formats.	
		1 - Audio mute occurs if audio changes between any of the following PCM, DSD, HBR or DST formats.	
	K_PARITY_ERR	Andia Muta Madi fara parity away la cata the smaller muta if an analysis and a smaller muta if	R/W
0x14	001111 <u>1</u> 1	Audio Mute Mask for a parity error. It sets the audio mutes if an audio sample packet is received with an incorre bit.	ct parity
		1 - Audio mute occurs if an audio sample packet is received with an incorrect parity bit.	
	K_VCLK_CHNG	A P. M. Malforthood of the Charles of the Control o	R/W
0x14	0011111 <u>1</u>	Audio Mute Mask for TMDS Clock Change. It sets the audio mutes if the TMDS clock has irregular/missing pulses	S.
		1 - Audio mute occurs if the TMDS clock has irregular/missing pulses.	

HDMI	•	Register Map	
Reg	Bits	Description	D 044
MT_MSK 0x15	<u>1</u> 1111111	Audio Mute Mask for Audio PLL Unlock. It sets the audio mutes if the Audio PLL unlocks.	R/W
UX15	<u>1</u>	Audio Mute Mask for Audio PLE Officek. It sets the audio mutes if the Audio PLE unlocks.	
		1 - Audio mute occurs if the Audio PLL unlocks.	
	C_VPLL_UNLOCK		R/W
0x15	1 <u>1</u> 111111	Audio Mute Mask for TMDS PLL Unlock. When set audio mutes if the TMDS PLL unlocks.	
		1 - Audio mute occurs if the TMDS PLL unlocks.	
MT_MSK	C_ACR_NOT_DET	1 Mado Hate occurs if the 1MDS I EE affocks.	R/W
0x15	11 <u>1</u> 111111	Audio Mute Mask for ACR packet. When set the audio mutes if an ACR packet has not been received within one \	/Sync.
		1 Andia material and ACD and bethe and the survey of within and Money	
MT MSK	 <_flatline_det	1 - Audio mute occurs if an ACR packet has not been received within one VSync.	R/W
0x15	1111 <u>1</u> 111	Audio Mute Mask for Flatline bit. When set the audio mutes if an audio packet is received with the flatline bit set	
	_	, , , , , , , , , , , , , , , , , , ,	
		1 - Audio mute occurs if an audio packet is received with the flatline bit set.	
	C_FIFO_UNDERLFO		R/W
0x15	111111 <u>1</u> 1	Audio Mute Mask - FIFO Underflow	
MT_MSK 0x15	C_FIFO_OVERFLOV	N Audio Mute Mask - FIFO Overflow	R/W
UXID	<u></u>	Addio Mare Mask - Lil O Overliow	
NAT NACIO	(A) (A A) ITE		D/M
0x16	11111111	Audio Mute Mask for AVMUTE. When set the audio mutes if a general Control packet is received with the SET_AV	R/W /MUTE bit
OXIO	<u>.</u>	set.	WO'L DIC
NAT NACIA	(NOT LIBRAINAGE	1 - Audio mute occurs if AVMUTE is set by a general control packet	D // A/
0x16	(_NOT_HDMIMOE 1 <u>1</u> 111111	Audio Mute Mask for a non HDMI input stream. When set the audio mutes if the HDMI_MODE bit goes low.	R/W
UXTO	1 <u>1</u> 1111111	Additional mask for a north bin input stream, when set the additional set the ribin work bit goes low.	
		1 - Audio mute occurs if HDMI mode bit goes low	
MT_MSK	C_NEW_CTS		R/W
0x16	11 <u>1</u> 11111	Audio Mute Mask for a change of ACR CTS. When set the audio mutes if the CTS changes by more than the speci threshold. CTS_CHANGE_THRESHOLD register sets this threshold.	ified
		1 - Audio mute occurs if CTS changes	
MT_MSK	K_NEW_N		R/W
0x16	111 <u>1</u> 11111	Audio Mute Mask for a New ACR N. If set the audio mutes if there is a change in the N value.	
		1 - Audio mute occurs if N changes	
MT MSK	L K_CHMODE_CHNO		R/W
0x16	1111 <u>1</u> 111	Audio Mute Mask for a audio channel mode change. When set the audio mutes if the channel mode changes be	1
		stereo and multichannel.	
		1 Avadia mayta aggyyr if abanyad magda abanyag	
MT MSK	 (_apckt_ecc_eri	1 - Audio mute occurs if channel mode changes	R/W
0x16	111111 <u>1</u> 11	Audio Mute Mask for Audio Packet ECC Error. When set the audio mutes if an uncorrectable error is detected in a	
	_	packet by the ECC block.	
NAT NASK	CHNG_PORT	1 - Audio mute occurs if an uncorrectable error is detected in the audio packet by the ECC block	R/W
0x16	1111111 <u>1</u> 1	Audio Mute Mask for HDMI Port Change. When set the audio mutes if HDMI port selection is changed.	IT/ VV
		1 - Audio mute occurs if HDMI port selection is changed	
	C_VCLK_DET	Andia Mara Madisfar TMDC Clade When could be a first to the Control of the Contro	R/W
0x16	11111111 <u>1</u>	Audio Mute Mask for TMDS Clock. When set the audio mutes if a TMDS clock is not detected.	
		1 - Audio mute occurs if TMDS is not detected	
HBR_AU	DIO_PCKT_DET		R
0x18	0000 <u>0</u> 000	HBR Packet detection bit. This bit resets to zero on the 11th HSync leading edge following an HBR packet if a sub HBR packet has not been detected. It also resets if an Audio, DSD or DST packet sample packet has been receive after an HDMI reset condition.	
		0 - No HBR audio packet received within the last 10 HSync. 1 - HBR audio packet received within the last 10 HSync.	

HDMI		Register Map	
Reg	Bits	Description	
Ox18	00000 <u>0</u> 00	DST Audio Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following an DST packet if a subsequent DST has not been received. Or if an Audio, DSD or HBR packet sample packet has been received or after HDMI reset condition.	
		0 - No DST packet received within the last 10 HSync. 1 - DST packet received within the last 10 HSync.	
	CKET_DET	R	
0x18	000000 <u>0</u> 0	DSD Audio Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following a DSD packet or if Audio, DST or HBR packet sample packet has been received or after an HDMI reset condition.	an
		0 - No DSD packet received within the last 10 HSync. 1 - DSD packet received within the last 10 HSync.	
AUDIO_	SAMPLE_PCKT_DI	ET R	
0x18	0000000 <u>0</u>	Audio Sample Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following an Audio packet subsequent audio sample packet has not been received or if a DSD, DST or HBR Audio packet sample packet has been received. 0 - No L_PCM or IEC 61937 compressed audio sample packet received within the last 10 HSync.	
		1 - L_PCM or IEC 61937 compressed audio sample packet received within the last 10 HSyncs.	
DST_DC	UBLE	R	
0x19	00000 <u>0</u> 00	A flag to indicate when DST audio is double data rate.	
		0 - No DST double data rate audio detected 1 - DST double data rate audio detected	
	_PARITY_ERR		/W
0x1A	1 <u>0</u> 000000	A control to select the processing of audio samples even when they have a parity error.	
		0 - Discard audio sample packet that have an invalid parity bit. 1 - Process audio sample packets that have an invalid parity bit.	
MUTE_A	MIDIO		/W
0x1A	100 <u>0</u> 0000	A control to force an internal mute independently of the mute mask conditions	, , , ,
		0 - Audio in normal operation	
		1 - Force audio mute	
	NMUTE[2:0]		/W
0x1A	1000 <u>000</u> 0	A control to delay audio unmute. Once all mute conditions are inactive WAIT_UNMUTE[2:0] can specify a further del time before unmuting. NOT_AUTO_UNMUTE must be set to 0 for this control to be effective.	lay
		000 - Disables/cancels delayed unmute. Audio unmutes directly after all mute conditions become inactive 001 - Unmutes 250 ms after all mute conditions become inactive 010 - Unmutes 500 ms after all mute conditions become inactive	
		011 - Unmutes 750 ms after all mute conditions become inactive	
NOT AL	<u> </u> JTO_UNMUTE	100 - Unmutes 1 s after all	/W
0x1A	1000000 <u>0</u>	A control to disable the auto unmute feature. When set to 1 audio can be unmuted manually if all mute conditions a	
OXIA	1000000 <u>0</u>	inactive by setting NOT_AUTO_UNMUTE to 0 and then back to 1.	aic
		0 - Audio unmutes following a delay set by WAIT_UNMUTE after all mute conditions have become inactive. 1 - Prevents audio from unmuting automatically	
DCFIFO_	_RESET_ON_LOCK		/W
0x1B	000 <u>1</u> 1000	Enables the reset/re-centering of video FIFO on video PLL unlock	
		0 - Do not reset on video PLL lock 1 - Reset FIFO on video PLL lock	
	_KILL_NOT_LOCKE		/W
0x1B	0001 <u>1</u> 000	DCFIFO_KILL_NOT_LOCKED controls whether or not the output of the Video FIFO is set to zero when the video PLL i unlocked.	is
		0 - FIFO data is output regardless of video PLL lock status 1 - FIFO output is zeroed if video PLL is unlocked	
DCFIFO	_KILL_DIS		/W
0x1B	00011 <u>0</u> 00	The Video FIFO output is zeroed if there is more than one resynchronization of the pointers within 2 FIFO cycles. This behavior can be disabled with this bit.	S
		0 - FIFO output set to zero if more than one resynchronization is necessary during two FIFO cycles 1 - FIFO output never set to zero regardless of how many resynchronizations occur	

HDMI	_	Register Map	
Reg	Bits	Description	L D
	LOCKED	A well-of-to to the total time to the total of	R
0x1C	0000 <u>0</u> 000	A readback to indicates if Video FIFO is locked.	
		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs	
		1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs	
DCFIFO_	LEVEL[2:0]		R
0x1C	00000 <u>000</u>	A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as	level 0.
		Ideal centered functionality would read as 0b100.	
		000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow	
		010 - FIFO has some margin.	
		011 - FIFO has some margin.	
		100 - FIFO perfectly balanced	
		101 - FIFO has some margin.	
		110 - FIFO has some margin.	
		111 - FIFO is about to underflow	_
	IVERSION_MODE		R/W
0x1D	00 <u>0</u> 00000	A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4:	4:4
		stream before being sent to the CP.	
		0 - Cr and Cb samples are repeated in their respective channel.	
		1 - Interpolate Cr and Cb values.	
TOTAL_L	INE_WIDTH[13:0]	•	R
0x1E	00 <u>000000</u>	Total line width is a horizontal synchronization measurement. This gives the total number of pixels per line. This	
0x1F	00000000	measurement is valid only when the DE regeneration filter has locked.	
LICYNIC	FRONT PORCLIS	xxxxxxxxxxx - Total number of pixels per line.	<u> </u>
0x20	FRONT_PORCH[1]	HSync front porch width is a horizontal synchronization measurement. The unit of this measurement is unique p	R
0x20 0x21	00000000	This measurement is valid only when the DE regeneration filter has locked.	ixcis.
		xxxxxxxxxx - Total number of pixels in the front porch.	
	PULSE_WIDTH[12		R
0x22	000 <u>00000</u>	HSync pulse width is a horizontal synchronization measurement. The unit of this measurement is unique pixels.	This
0x23	00000000	measurement is valid only when the DE regeneration filter has locked.	
		xxxxxxxxxx - Total number of pixels in the hsync pulse.	
HSYNC	BACK_PORCH[12:		R
0x24	000 <u>00000</u>	HSync Back Porch width is a horizontal synchronization measurement. The unit of this measurement is unique p	ixels. This
0x25	00000000	measurement is valid only when the DE regeneration filter has locked.	
EIEI DO	<u> </u> Total_Height[1:	xxxxxxxxxx - Total number of pixels in the back porch.	R
0x26	0000000	Field 0 total height is a vertical synchronization measurement. This readback gives the total number of half lines	
0x27	0000000	O. This measurement is valid only when the vertical filter has locked.	III I ICIG
		000000000000 - The total number of half lines in Field 0. (Divide readback by 2 to get number of lines)	
		xxxxxxxxxxxxxxxxx - The total number of half lines in Field 0. (Divide readback by 2 to get number of lines)	_
	TOTAL_HEIGHT[1:		R
0x28 0x29	00 <u>000000</u> 00000000	Field 1 total height is a vertical synchronization measurement. This readback gives the total number of half lines 1. This measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when	in Field
0,29	0000000	HDMI_INTERLACED is set to 1.	
1			
		0000000000000 - The total number of half lines in Field 1. (Divide readback by 2 to get number of lines)	
		xxxxxxxxxxxxx - The total number of half lines in Field 1. (Divide readback by 2 to get number of lines)	
	VS_FRONT_PORC		R
0x2A 0x2B	0000000 00000000	Field 0 VSync front porch width is a vertical synchronization measurement. The unit of this measurement is half I measurement is valid only when the vertical filter has locked.	ines. This
		000000000000 - The total number of half lines in the VSync Front Porch of Field 0. (Divide readback by 2 number of lines)	to get
		xxxxxxxxxxxxxxxxx - The total number of half lines in the VSync Front Porch of Field 0. (Divide readback by 2 to	o get
		number of lines)	

HDMI	•	Register Map	
Reg	Bits	Description	
	VS_FRONT_PORC		R
0x2C 0x2D	0000000 00000000	Field 1 VSync front porch width is a vertical synchronization measurement. The unit of this measurement is half lir measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTERL set to 1	
		000000000000 - The total number of half lines in the VSync Front Porch of Field 1. (Divide readback by 2 to number of lines)	_
		xxxxxxxxxxxxx - The total number of half lines in the VSync Front Porch of Field 1. (Divide readback by 2 to	get
EIEI DO 1	 Vs_pulse_width	number of lines)	R
0x2E	00 <u>000000</u>	Field 0 VSync width is a vertical synchronization measurement. The unit for this measurement is half lines. This	I
0x2F	0000000	measurement is valid only when the vertical filter has locked.	
		000000000000 - The total number of half lines in the VSync Pulse of Field 0. (Divide readback by 2 to get no of lines)	
		xxxxxxxxxxxxxx - The total number of half lines in the VSync Pulse of Field 0. (Divide readback by 2 to get nu of lines)	umber
FIFI D1 '	L VS_PULSE_WIDTH		R
0x30	0000000	Field 1 VSync width is a vertical synchronization measurement. The unit for this measurement is half lines. This	.,
0x31	00000000	measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTERL set to 1	ACED is
		000000000000 - The number of half lines in the VSync Pulse of Field 1. (Divide readback by 2 to get numbers)	
		xxxxxxxxxxxxxx - The total number of half lines in the VSync Pulse of Field 1. (Divide readback by 2 to get nu of lines)	umber
FIFI DO '	 VS_BACK_PORCH	,	R
0x32	0000000	Field 0 VSync back porch width is a vertical synchronization measurement. The unit for this measurement is half li	
0x33	00000000	000000000000 - The total number of half lines in the VSync Back Porch of Field 0. (Divide readback by 2 to	
		number of lines) xxxxxxxxxxxxxx - The total number of half lines in the VSync Back Porch of Field 0. (Divide readback by 2 to	
		number of lines)	get
FIELD1_	VS_BACK_PORCH		R
0x34 0x35	00 <u>000000</u> 00000000	Field 1 VSync back porch width is a vertical synchronization measurement. The unit for this measurement is half li This measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTERLACED is set to 1.	nes.
		0000000000000 - The number of half lines in the VSync Back Porch of Field 1. (Divide readback by 2 to get	:
		number of lines) xxxxxxxxxxxx - The number of half lines in the VSync Back Porch of Field 1. (Divide readback by 2 to get nu of lines)	mber
CS_DATA	A[39·0]	of intest	R
0x36	0000000	Readback registers for the Channel Status data bits collected from audio channel 0. Refer to the Hardware Manua	
0x37 0x38 0x39 0x3A	00000000 00000000 00000000 00000000	more details on the Channel Status data readbacks.	
DVDACC	_ _audio_passthr		R/W
0x3C	000 <u>0</u> 0010	Enable/Disable for audio passthru mode.	IT/ VV
UKSC	000 <u>0</u> 0010	Enable, Disable for audio passentu mode.	
OVERRIE	DE DEED COLOR	MODE	D/M
0x40	DE_DEEP_COLOR_		R/W
UX4U	0 <u>0</u> 000000	A control to override the Deep Color mode.	
		0 - The HDMI section unpacks the video data according to the deep-color information extracted from the G	ieneral
		Control packets. (Normal operation)	
		1 - Override the deep color mode extracted from the General Control Packet. The HDMI section unpacks the	e video
DEEC		data according to the Deep Color mode set in DEEP_COLOR_MODE_USER[1:0].	D.4.1
	OLOR_MODE_USE		R/W
0x40	00 <u>00</u> 0000	A control to manually set the Deep Color mode. The value set in this register is effective when OVERRIDE_DEEP_COLOR_MODE is set to 1.	
		00 - 8 bits per channel	
		01 - 10 bits per channel	
		10 - 12 bits per channel	
1		11 - 16 bits per channel (not supported)	

HDMI	1	Register Map	
Reg	Bits	Description	5 //
	N_OVERRIDE		R/W
0x41	010 <u>0</u> 0000	This control allows the user to override the pixel repetition factor. The ADV7844 then uses DEREP_N instead of HDMI_PIXEL_REPETITION[3:0] to discard video pixel data from the incoming HDMI stream.	
		0 - Automatic detection and processing of procession of pixel repeated modes using the AVI infoframe information.	
		1 - Enables manual setting of the pixel repetition factor as per DEREP_N[3:0].	
DEREP_	N[3:0]		R/W
0x41	0100 <u>0000</u>	Sets the derepetition value if derepetition is overridden by setting DEREP_N_OVERRIDE.	
		0000 - DEREP_N+1 indicates the pixel and clock discard factor	
OZEDO	_itc_dis	xxxx - DEREP_N+1 indicates the pixel and clock discard factor	R/W
0x47	00000 <u>0</u> 00	A control to select manual control of the RGB colorimetry when the AVI infoframe field Q[1:0]=00. To be used in	IN/ VV
0,47	00000 <u>0</u> 00	conjunction with QZERO_RGB_FULL	
		0 - AVI InfoFrame ITC bit decides RGB-full or limited range in case Q[1:0]=00 1 - Manual RGB range as per QZERO_RGB_FULL.	
QZERO_	_RGB_FULL		R/W
0x47	000000 <u>0</u> 0	A control to manually select the HDMI colorimetry when AVI infoframe field Q[1:0]=00. Valid only when QZERO_I is set to 1.	TC_DIS
		0 - RGB-limited range when Q[1:0]=00 1 - RGB-full when Q[1:0]=00	
	_STORE_INF		R/W
0x47	0000000 <u>0</u>	A control to force InfoFrames with checksum errors to be stored.	
		0 - Stores data from received InfoFrames only if their checksum is correct 1 - Always store the data from received InfoFrame regardless of their checksum	
DIS CAF	BLE_DET_RST	1 Thirdy's store the data non-received into runne regulatess of their effectionin	R/W
0x48	0 <u>0</u> 000000	This control disables the reset effects of cable detection. DIS_CABLE_DET_RST should be set to 1 if the +5 V pins unused and left unconnected.	-
		0 - Resets the HDMI section if the 5 V input pin corresponding to the selected HDMI port (e.g. RXA_5V for pinactive	oort A) is
		1 - Do not use the 5 V input pins as reset signal for the HDMI section	
	SC_PDN	D:	R/W
0x48	0000000 <u>0</u>	Ring oscillator clocks the hdcp_controller (HDCP/EDID/Repeater). Disabling it, clocks the block with XTAL 0 - Ring oscillator enabled	
		1 - Disables Ring oscillator, use XTAL	
NEW_VS	S_PARAM		R/W
0x4C	00000 <u>0</u> 00	Enables a new version of vertical parameter extraction. For evaluation purposes. That is the version in the backgr port measurement blocks. Refer to Hardware Manual for more details.	ound
		0 - Disabled 1 - Enabled	
	_IRQ_NEXT_FIELD		R/W
0x50	000 <u>0</u> 0000	A control set the NEW_GAMUT_MDATA_RAW interrupt to detect when the new contents are applicable to next f indicate that the Gamut packet is new. This is done using header information of the gamut packet.	ield or to
CC	NOIGHT 1	0 - Interrupt flag indicates that Gamut packet is new 1 - Interrupt flag indicates that Gamut packet is to be applied next field	D # * *
	YRIGHT_MANUAL		R/W
0x50	000000 <u>0</u> 0	A control to select automatic or manual setting of the copyright value of the channel status bit that is passed to 1 SPDIF output. Manual control is set with the CS_COPYRIGHT_VALUE bit.	the
66.60	NOISHT WAS	0 - Automatic CS copyright control 1 - Manual CS copyright control. Manual value is set by CS_COPYRIGHT_VALUE	D.44*
	YRIGHT_VALUE	A control to cot the CC Comminks value when in account and control to CC Control to the CC Control to	R/W
0x50	0000000 <u>0</u>	A control to set the CS Copyright value when in manual configuration of the CS Copyright bit that is passed to th output.	ie Spoif
		0 - Copyright value of channel status bit is 0. Valid only if CS_COPYRIGHT_MANUAL is set to 1 1 - Copyright value of channel status bit is 1. Valid only if CS_COPYRIGHT_MANUAL is set to 1	

HDMI		Register Map	
Reg	Bits	Description	
TMDSFF		R	
0x51	0000000	This register provides a full precision integer TMDS frequency measurement	
0x52	<u>0</u> 0000000	000000000 Outroute O his TMDS for group or the control in MILE	
		000000000 - Outputs 9-bit TMDS frequency measurement in MHz xxxxxxxxx - Outputs 9-bit TMDS frequency measurement in MHz	
TMDCE	REQ_FRAC[6:0]	xxxxxxxxx - Outputs 9-bit 1MDs frequency measurement in Minz	
0x52	0 <u>0000000</u>	A readback to indicate the fractional bits of measured frequency of PLL recovered TMDS clock. The unit is 1/128 MHz.	
UNJZ	0000000	A readback to indicate the fractional bits of measured frequency of the recovered finds clock. The drift is 17120 Miles.	•
		0000000 - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
		xxxxxxx - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
HDMI_C	COLORSPACE[3:0]	R	
0x53	0000 <u>0000</u>	A readback of the HDMI input colorspace decoded from several fields in the AVI infoframe.	
		0000 - RGB_LIMITED	
		0001 - RGB_FULL	
		0010 - YUV_601	
		0011 - YUV_709	
		0100 - XVYCC_601	
		0101 - XVYCC_709	
		0110 - YUV_601_FULL	
		0111 - YUV_709_FULL 1000 - sYCC 601	
		1000 - STCC 601	
		1010 - Adobe rec 601	
FIIT 5V	_DET_DIS	R/V	N
0x56	<u>0</u> 1011000	This bit is a control to disable the digital glitch filter on the HDMI 5V detect signals. The filtered signals are used as	
07.00	<u></u>	interrupt flags, and also used to reset the HDMI section. The filter works from an internal ring oscillator clock and is	
		therefore available in power-down mode. The clock frequency of the ring oscillator is 42MHz +/-10%. Note: If the 5 V	/
		pins are not used and left unconnected, the 5 V detect circuitry should be disconnected from the HDMI reset signal b	у
		setting DIS_CABLE_DET_RST to 1. This avoids holding the HDMI section in reset.	
		0 - Enabled	
	DET TIMEDIC.O	1 - Disabled	Λ/
0x56	_DET_TIMER[6:0]	R/V This bit is a control to set the timer for the digital glitch filter on the HDMI +5 V detect inputs. The unit of this paramet	
UXSO	01011000	2 clock cycles of the ring oscillator (~ 47ns). The input must be constantly high for the duration of the timer, otherwise	
		the filter output remains low. The output of the filter returns low as soon as any change in the +5 V power signal is	
		detected.	
		1011000 - Approximately 4.2us	
		xxxxxxx - Time duration of +5 V deglitch filter. The unit of this parameter is 2 clock cycles of the ring oscillator (-	~
		47ns)	
BG_MEA		SC SC	
0x5A	00 <u>0</u> 00000	This bit must be set to get correct measurements of the selected background port. Setting this control sends a requesupdate the synchronization parameter measurements of the currently selected background port. The port on which the synchronization parameter measurements of the currently selected background port.	
		measurement will be made is selected by BG_MEAS_PORT_SEL[1:0].	tne
		Theastrement will be made is selected by bo_intAs_1 orti_stations.	
		0 - No request to update selected background port synchronization parameter measurements	
		1 - Requests an update of the selected background port synchronization parameter measurements	
HDCP_F	REPT_EDID_RESET	SC	
0x5A	0000 <u>0</u> 000	A reset control for the E-EDID/Repeater controller. When asserted it resets the E-EDID/Repeater controller.	
		0 - Normal operation	
		1 - Resets the E-EDID/Repeater controller.	
	_RECENTER	SC	
0x5A	00000 <u>0</u> 00	A reset to recenter the Video FIFO. This is a self clearing bit.	
		0 - Video FIFO normal operation.	
FORCE	N LIDDATE	1 - Video FIFO to re-centre.	
	N_UPDATE	SC	
0x5A	0000000 <u>0</u>	A control to force an N and CTS value update to the audio DPLL. The audio DPLL regenerates the audio clock.	
		0 - No effect	
		1 - Forces an update on the N and CTS values for audio clock regeneration	
	ı	The resease an apacite on the Name Classical addition clock regeneration	

HDMI	1	Register Map	
Reg	Bits	Description	-
CTS[19:0	Ī	T	R
0x5B	00000000	A readback for the CTS value received in the HDMI datastream.	
0x5C	0000000		
0x5D	<u>0000</u> 0000	00000000000000000 - Default CTS value readback from HDMI stream	
		xxxxxxxxxxxxxxxxx - CTS value readback from HDMI stream	
N[19:0]			R
0x5D	0000 <u>0000</u>	A readback for the N value received in the HDMI datastream	
0x5E	00000000		
0x5F	00000000	0000000000000000000 - Default N value readback from HDMI stream	
		xxxxxxxxxxxxxxxxxx - N value readback from HDMI stream	
HPA DEI	LAY_SEL[3:0]		R/W
0x6C	10100010	Sets a delay between +5 V detection and hot plug assertion on the HPA output pins, in increments of 100ms per	
ox.oc	<u></u>	seed a delay seemen in a reaction and not plug assertion on the line in reaction seems per	
		0000 - No Delay	
		0001 - 100 ms Delay	
		0010 - 200 ms Delay	
		1010 - 1 s Delay	
		1111 - 1.5 s Delay	
HPA_OVI	R_TERM		R/W
0x6C	1010 <u>0</u> 010	A control to set termination control to be overridden by the HPA setting. When this bit is set, termination on a sp	ecific
		port will be set according to the HPA status of that port.	
		0 - Automatic or manual I2C control of port termination.	
		1 - Termination controls disabled and overridden by HPA controls.	
	TO_INT_EDID[1:		R/W
0x6C	10100 <u>01</u> 0	Selects the type of automatic control on the HPA output pins. This bit has no effect when HPA_MANUAL is set to	1
		00 - The HPA of an HDMI port is asserted high immediately after the internal EDID has been activated for the	
		The HPA of a specific HDMI port is de-asserted low immediately after the internal E-EDID is de-activated fo	r that
		port.	
		01 - The HPA of an HDMI port is asserted high following a programmable delay after the part detects an HI	
		cable plug on that port. The HPA of an HDMI port is immediately de-asserted after the part detects a cable	
		disconnect on that HDMI port.	
		10 - The HPA of an HDMI port is asserted high after two conditions have been met. The conditions are deta	illed as
		follows. 1. The internal EDID is active for that port. 2. The delayed version of the cable detect signal	.1
		CABLE_DET_X_RAW for that port is high. The HPA of an HDMI port is immediately de-asserted after any of	
		following two conditions have been met 1. The internal EDID is de-activated for that port 2. The cable dete	ect signal
		CABLE_DET_X_RAW for that port is low.	ــاــانــ
		11 - The HPA of an HDMI port is asserted high after three conditions have been met. The conditions are de	talled as
		follows. 1. The internal EDID is active for that port. 2. The delayed version of the cable detect signal	L .
		CABLE_DET_X_RAW for that port is high. 3. The user has set the manual HPA control for that port to 1 via the HPA MAN YALLE X controls. The HPA of an HPAM port is immediately do asserted after any of the following	
		HPA_MAN_VALUE_X controls. The HPA of an HDMI port is immediately de-asserted after any of the followi conditions have been met 1.The internal EDID is de-activated for that port 2.The cable detect signal	ng unee
		CABLE_DET_X_RAW for that port, is low. 3.The user sets the manual HPD control for that port to 0 via the	
		HPA_MAN_VALUE_X controls	
HPA_MA	NHAL	THIN_MININ_VILOL_X CONDO	R/W
0x6C	1010001 <u>0</u>	Manual control enable for the Hot Plug Assert output pins. By setting this bit any automatic control of these pins	
JACC		disabled. Manual control is determined by the HPA_MAN_VALUE_X (where X = A, B, C, D & E)	
		0 - HPA takes its value based on HPA_AUTO_INT_EDID	
		1 - HPA takes its value from HPA_MAN_VALUE_X	
I2S TDM			
123_10101	I_INIODE_EINABE		R/W
0x6D	<u>0</u> 00000000	Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used	
		Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4.	
		Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used	
0x6D	<u>0</u> 0000000	Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4.	
0x6D		Enables 12S TDM output mode, where all 4 stereo pairs come out through 12S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4. 0 - Disable TDM mode, each stereo pair will come out in an APx pin. 1 - Enable TDM mode, all 4 stereo pairs will be time multiplexed into AP1/I2S_TDM pin	in multi
0x6D	<u>0</u> 0000000	Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4. 0 - Disable TDM mode, each stereo pair will come out in an APx pin.	in multi
0x6D	<u>0</u> 0000000	Enables 12S TDM output mode, where all 4 stereo pairs come out through 12S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4. 0 - Disable TDM mode, each stereo pair will come out in an APx pin. 1 - Enable TDM mode, all 4 stereo pairs will be time multiplexed into AP1/I2S_TDM pin	in multi
0x6D	<u>0</u> 0000000	Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4. 0 - Disable TDM mode, each stereo pair will come out in an APx pin. 1 - Enable TDM mode, all 4 stereo pairs will be time multiplexed into AP1/I2S_TDM pin A control to invert the arrangement of the I2S/SPDIF interface on the audio output port pins. Note the arrangement the I2S/SPDIF interface on the audio output port pins is determined by I2S_SPDIF_MAP_ROT.	in multi
0x6D I2S_SPDI	<u>0</u> 0000000	Enables 12S TDM output mode, where all 4 stereo pairs come out through 12S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4. 0 - Disable TDM mode, each stereo pair will come out in an APx pin. 1 - Enable TDM mode, all 4 stereo pairs will be time multiplexed into AP1/I2S_TDM pin A control to invert the arrangement of the I2S/SPDIF interface on the audio output port pins. Note the arrangement	in multi

HDMI		Register Map	
Reg	Bits	Description	D
	F_MAP_ROT[1:0]	A souther the sole of the source and of the ISC/CDDIF interfere and the south and wine	R/W
0x6D	00 <u>00</u> 0000	A control to select the arrangement of the I2S/SPDIF interface on the audio output port pins.	
		00 - [I2S0/SPDIF0 on AP1] [I2S1/SPDIF1 on AP2] [I2S2/SPDIF2 on AP3] [I2S3/SPDIF3 on AP4]	
		01 - [I2S3/SPDIF3 on AP1] [I2S0/SPDIF0 on AP2] [I2S1/SPDIF1 on AP3] [I2S2/SPDIF2 on AP4]	
		10 - [I2S2/SPDIF2 on AP1] [I2S3/SPDIF3 on AP2] [I2S0/SPDIF0 on AP3] [I2S1/SPDIF1 on AP4]	
		11 - [I2S1/SPDIF1 on AP1] [I2S2/SPDIF2 on AP2] [I2S3/SPDIF3 on AP3] [I2S0/SPDIF0 on AP4]	
DSD_MA			R/W
0x6D	0000 <u>0</u> 000	A control to invert the arrangement of the DSD interface on the audio output port pins. Note the arrangement of	of the
		DSD interface on the audio output port pins is determined by DSD_MAP_ROT.	
		0 - Do not invert arrangement of the DSD channels on the audio output port pins	
		1 - Invert arrangement of the DSD channels on the audio output port pins	
DSD_MA	.P_ROT[2:0]		R/W
0x6D	00000 <u>000</u>	A control to select the arrangement of the DSD interface on the audio output port pins.	•
		000 - [DSD0A on AP0] [DSD0B on AP1] [DSD1A on AP2] [DSD1B on AP3] [DSD2A on AP4] [DSD2B on AP5]	
		001 - [DSD2B on AP0] [DSD0A on AP1] [DSD0B on AP2] [DSD1A on AP3] [DSD1B on AP4] [DSD2A on AP5]	
		010 - [DSD2A on AP0] [DSD2B on AP1] [DSD0A on AP2] [DSD0B on AP3] [DSD1A on AP4] [DSD1B on AP5] 011 - [DSD1B on AP0] [DSD2A on AP1] [DSD2B on AP2] [DSD0A on AP3] [DSD0B on AP4] [DSD1A on AP5]	
		100 - [DSD1A on AP0] [DSD1B on AP1] [DSD2A on AP2] [DSD2B on AP3] [DSD0A on AP4] [DSD0B on AP5]	
		101 - [DSD0B on AP0] [DSD1A on AP1] [DSD1B on AP2] [DSD2A on AP3] [DSD2B on AP4] [DSD0A on AP5]	
		110 - Reserved	
		111 - Reserved	
	P_ROT[2:0]		R/W
0x6E	00000 <u>100</u>	A control to select the arrangement of the DST interface on the audio output port pins.	
		000 - [DST_S on AP0] [DST_FF on AP5]	
		000 - [DST_S ON APO] [DST_FF ON APS] 001 - [DST_S on AP1] [DST_FF on AP5]	
		010 - [DST_S on AP2] [DST_FF on AP5]	
		011 - [DST_S on AP3] [DST_FF on AP5]	
		100 - [DST_S on AP4] [DST_FF on AP5]	
		101 - Reserved	
		110 - Reserved	
226 214	(22) (7)	111 - Reserved	I 5.44
0x73	/RDN[7:0]	Powerdown control for DDC pads.	R/W
0.7.3	00000000 <u>0</u>	Fowerdown control to DDC pads.	
		0 - Power up all DDC pads	
		1 - Power down all DDC pads	
CLOCK_1	TERMB_DISABLE		R/W
0x83	111111 <u>1</u> 1	Disable clock termination on port B. Can be used when TERM_AUTO set to 0	
		O. Enable Termination nort P	
		0 - Enable Termination port B 1 - Disable Termination port B	
CLOCK 1	TERMA_DISABLE	1 - Disable Termination point b	R/W
0x83	1111111 <u>1</u>	Disable clock termination on port A. Can be used when TERM_AUTO set to 0	1,411
	_	<u> </u>	
		0 - Enable Termination port A	
		1 - Disable Termination port A	I =
	_FREQ2[3:0]	A control of the state of the state of the HDMF. It is Described to the state of th	R/W
0x8C	<u>1010</u> 0011	A control to set the upper limit, limit 2, for the HDMI Equalizer Dynamic Control Frequency range. The frequency specified in MHz divided by 16.	must be
		specified in Minz divided by 10.	
		0000 - Reserved. Do not use.	
		1010 - Default dynamic equalizer frequency limit 2. The default value corresponds to 160 MHz.	
		xxxx - Frequency for limit 2.	
	_FREQ1[3:0]		R/W
0x8C	1010 <u>0011</u>	A control to set the lower limit, limit 1, for the HDMI equalizer dynamic control frequency range. The frequency r	nust be
		specified in MHz divided by 16.	
		0000 - Reserved. Do not use.	
		0011 - Default dynamic equalizer frequency limit 1. The default value corresponds to 48 MHz.	
		xxxx - Frequency for limit 1	
EQ_DYN	1_LF[7:0]		R/W
0x8D	<u>00001011</u>	HDMI Equalizer Dynamic Control LF for frequencies below limit1, i.e. range1	
		00011000 - Default LF gain equalizer settings for dynamic mode range 1 xxxxxxxxx - LF gain equalizer settings for dynamic mode range 1	
		XXXXXXXX - LE GAIN EGUALIZER SETTINGS FOR DVNAMIC MODE RANGE T	

HDMI	T	Register Map	
Reg	Bits	Description	
	1_HF[7:0]		R/W
0x8E	00100000	HDMI Equalizer Dynamic Control HF for frequencies below limit1, i.e. range1	
		00110100 Default HE gain agualizar sattings for dunamic mode range 1	
		00110100 - Default HF gain equalizer settings for dynamic mode range 1 xxxxxxxxx - HF gain equalizer settings for dynamic mode range 1	
FO DYN	L 2_LF[7:0]	xxxxxxxx - Till gain equalizer settings for dynamic mode range i	R/W
0x90	00001011	HDMI Equalizer Dynamic Control LF for frequencies below limit2 and above limit1, i.e. range2	11/ 77
UXJU	00001011	The regularized by harmic control of the querietes below little 2 and above little 1, i.e. range2	
		10100000 - Default LF gain equalizer settings for dynamic mode range 2	
		xxxxxxxx - LF gain equalizer settings for dynamic mode range 2	
EQ_DYN	2_HF[7:0]		R/W
0x91	00100000	HDMI Equalizer Dynamic Control HF for frequencies below limit2 and above limit1, i.e. range2	
		00110000 - Default HF gain equalizer settings for dynamic mode range 2	
FO DVA	2 1 5 5 7 0 1	xxxxxxxx - HF gain equalizer settings for dynamic mode range 2	D/M/
	3_LF[7:0]	LIDMI Favolinas Dunamia Cantrol I F for franciac above limita i a vango?	R/W
0x93	00001011	HDMI Equalizer Dynamic Control LF for frequencies above limit2, i.e. range3	
		10001000 - Default LF gain equalizer settings for dynamic mode range 3	
		xxxxxxxx - LF gain equalizer settings for dynamic mode range 3	
FO DYN	3_HF[7:0]	ANNAMA El gam equalizar settings for dynamic mode range s	R/W
0x94	00100000	HDMI Equalizer Dynamic Control HF for frequencies above limit2, i.e. range3	1411
		00101110 - Default HF gain equalizer settings for dynamic mode range 3	
		xxxxxxxx - HF gain equalizer settings for dynamic mode range 3	
EQ_DYN			R/W
0x96	0000000 <u>0</u>	Enable for HDMI Equalizer Dynamic Control	
		0 - Disables equalizer dynamic mode. The equalizer is configured in static mode. This configuration is not	
		recommended.	
DC TMD	CEDEO[0.0]	1 - Enables equalizer dynamic mode. This configuration is recommended.	R
0xE0	OSFREQ[8:0] 00000000	This register provides a precision integer TMDS frequency measurement on the background port selected by	n
0xE0	<u>0</u> 0000000	BG_MEAS_PORT_SEL. The value provided is the result of a single measurement of the TMDS PLL frequency in MI	17 This
0/121	<u></u>	value is updated when an update request is made via the BG_MEAS_REQ control bit. This measurement is only v	
		when BG_PARAM_LOCK is set to 1.	
		000000000 - Outputs 9-bit TMDS frequency measurement in MHz	
		xxxxxxxxx - Outputs 9-bit TMDS frequency measurement in MHz	_
	SFREQ_FRAC[6:0]		R
0xE1	0000000	This register provides a precision fractional measurement of the TMDS frequency on the background port select	ed by
		BG_MEAS_PORT_SEL. The unit is 1/128 MHz and the value is updated when a update request is made via the BG_MEAS_REQ control bit. This measurement is only valid when BG_PARAM_LOCK is set to 1.	
		Bd_MEAS_REQ CONTROL Dit. This measurement is only valid when bd_Parawi_Lock is set to 1.	
		0000000 - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
		xxxxxxx - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
BG LINE	_WIDTH[12:0]	,,	R
0xE2	000 <u>00000</u>	Background port line width, a horizontal synchronization measurement for the background HDMI Port determin	ed by
0xE3	00000000	BG_MEAS_PORT_SEL[1:0]. The value represents the number of active pixels in a line and is updated when a updated	
		request is made via the BG_MEAS_REQ control bit.	
		000000000000 - The number of active pixels per line on the background measurement port.	
DC 735	AL LINE 1275	xxxxxxxxxxxx - The number of active pixels per line on the background measurement port.	L D
	AL_LINE_WIDTH[1		R
0xE4	00 <u>000000</u>	Background port total line width, a horizontal synchronization measurement for the background HDMI Port det	
0xE5	00000000	by BG_MEAS_PORT_SEL[1:0]. The value represents the total number of pixels in a line and is updated when a up request is made via the BG_MEAS_REQ control bit. This measurement is only valid when BG_PARAM_LOCK is se	
		request is made via the bo_meris_neg control bit. This measurement is only valid when bo_! AnAW_LOCK is se	
		xxxxxxxxxxxxx - The total number of pixels per line on the background measurement port	
BG_FIELI	D_HEIGHT[12:0]		R
0xE6	000 <u>00000</u>	Background port field height is a vertical synchronization measurement for a background HDMI Port determine	
0xE7	00000000	BG_MEAS_PORT_SEL[1:0]. The value represents the number of active lines in a field and is updated when a upd	
		request is made via the BG_MEAS_REQ control bit.	
		000000000000 - The number of active lines in a Field on the background measurement port	
	1	xxxxxxxxxxxxx - The number of active lines in a Field on the background measurement port	

HDMI		Register Map
Reg	Bits	Description
	AL_FIELD_HEIGHT	
0xE8 0xE9	000 <u>00000</u> 00000000	Background port total field height is a vertical synchronization measurement for the background HDMI Port determined by BG_MEAS_PORT_SEL[1:0]. The value represents the total number of lines in a field and is updated when an update request is made via the BG_MEAS_REQ control bit.
		00000000000 - The total number of lines in a Field on the background measurement port xxxxxxxxxxxx - The total number of lines in a Field on the background measurement port
BG_PIX_	REP[3:0]	R
0xEA	00000000	Background port pixel repetition status for the background HDMI port determined by BG_MEAS_PORT_SEL[1:0]. The readback provides the pixel repetition value in AVI Infoframe and is updated when an update request is made via the BG_MEAS_REQ control bit. This measurement is only valid when BG_PARAM_LOCK is set to 1.
		0000 - 1x 0001 - 2x 0010 - 3x 0011 - 4x
		0110 - 5x 0101 - 6x
		0110 - 7x 0111 - 8x
		1000 - 9x 1001 - 10x
DC DE-	D COLOR #4055	1010 - 1111 - Reserved
	P_COLOR_MODE[
0xEA	0000 <u>00</u> 00	This readback provides the deep-color status for the background HDMI port determined by BG_MEAS_PORT_SEL[1:0]. The readback provides the HDMI color depth and is updated when an update request is made via the BG_MEAS_REQ control bit. This measurement is only valid when BG_PARAM_LOCK is set to 1.
		00 - 8-bit color per channel 01 - 10-bit color per channel
		10 - 12-bit color per channel
		11 - 16-bit color per channel
	AM_LOCK	R
0xEA	000000 <u>0</u> 0	A flag to indicate that vertical and horizontal parameters have been locked during a background measurement.
		0 - Horizontal and Vertical were not locked when measurement for select background HDMI port were taken. 1 - Horizontal and Vertical were locked when measurement for select background HDMI port were taken.
BG_HDN	MI_INTERLACED	R
0xEA	0000000 <u>0</u>	Background port HDMI input interlace status is a vertical filter measurement for a background HDMI Port determined by BG_MEAS_PORT_SEL[1:0]. The status readback is updated when a update request is made via the BG_MEAS_REQ contro bit. This measurement is only valid when BG_PARAM_LOCK is set to 1.
		0 - Progressive Input 1 - Interlaced Input
BG_HDN	MI_MODE	R
0xEB	0000000 <u>0</u>	This readback provides the HDMI/DVI mode status of the background port determined by BG_MEAS_PORT_SEL[1:0] and is updated continuously.
		0 - DVI Mode Detected 1 - HDMI Mode Detected
BG ALIC	L DIO_LAYOUT	1 - HDMI Mode Detected R
0xEE	00 <u>0</u> 00000	Flags layout of audio channels in background port selected with BG_MEAS_PORT_SEL. Only valid when AUDIO_DETECTED_BG flags audio sample packets or DSD audio packets have been detected
BC DCT	_DOUBLE	
0xEE	000 0 0000	R Flags whether DST audio is sampled at single or double transfer rate in the background port with BG_MEAS_PORT_SEL.
OXLL	000 <u>0</u> 0000	Only valid when AUDIO_DETECTED_BG flags DST packets have been received
		0 - DST sample rate equals transfer rate 1 - DST sample rate doubles transfer rate
BG ALIF	 DIO_DETECTED[3:0	
0xEE	0000 <u>0000</u>	Flags which kind of audio samples were last received
		0000 - No audio samples detected
		0001 - Audio sample detected
		0010 - DSD audio detected
		0100 - DST audio detected
		1000 - HBR audio detected

וואוטח		Register	Map
Reg	Bits	Description	
BG_HEAD	DER_REQUESTED	[7:0]	R/W
0xEF	10000010	Byte 0 of header for the infoframe selected to be read in background port.	
BG_HEAD	DER_BYTE1[7:0]		R
0xF0	00000000	Byte 1 of header for the infoframe selected to be read in background port.	
BG_PACK	KET_BYTE1[7:0]		R
0xF1	00000000	Byte 1 of packet for the infoframe selected to be read in background port.	
BG_PACK	KET_BYTE2[7:0]		R
0xF2	00000000	Byte 2 of packet for the infoframe selected to be read in background port.	
BG_PACK	KET_BYTE3[7:0]		R
0xF3	00000000	Byte 3 of packet for the infoframe selected to be read in background port.	
BG_PACK	KET_BYTE4[7:0]		R
0xF4	00000000	Byte 4 of packet for the infoframe selected to be read in background port.	
BG_PACK	KET_BYTE5[7:0]		R
0xF5	00000000	Byte5 of packet for the infoframe selected to be read in background port.	
BG_VALII	D_PACKET		R
0xF6	0000000 <u>0</u>	Readbacks of packet in bg port are only valid if this signal is high	

2.4 REPEATER

	REPEATER	Description	
Reg BKSV[39	Bits	Description	R
0x00	00000000	The receiver Key Selection Vector (BKSV) can be read back once the part has successfully accessed the HDCP RO	
0x01	00000000	following registers contain the BKSV read from the EEPROM.	
0x02	00000000		
0x03	00000000	0x00[7:0] - BKSV[7:0]	
0x04	00000000	0x01[7:0] - BKSV[15:8]	
		0x02[7:0] - BKSV[23:16]	
		0x03[7:0] - BKSV[31:24]	
		0x04[7:0] - BKSV[39:32]	
RI[15:0]			R
0x08	00000000	Ri generated by HDCP core	
0x09	00000000		
기[7:0]			R
0x0A	00000000	Pj generated by HDCP core	
AKSV[39)·∩]		R/W
0x10	0000000	The AKSV of the transmitter attached to the active HDMI port can be read back after an AKSV update. The follow	
0x11	00000000	registers contain the AKSV written by the Tx.	9
0x12	00000000	1-9-1-1	
0x13	00000000	0x10[7:0] - AKSV[7:0]	
0x14	00000000	0x11[7:0] - AKSV[15:8]	
		0x12[7:0] - AKSV[23:16]	
		0x13[7:0] - AKSV[31:24]	
		0x14[7:0] - AKSV[39:32]	
AINFO[7	':0]		R/W
0x15	00000000	AINFO written by Tx	
N[63:0]			R/W
0x18	00000000	AN written by Tx	
0x19	00000000		
0x1A	00000000	0x10[7 - 0] AKSV[7:0]	
0x1B	00000000		
0x1C	00000000		
0x1D	00000000		
0x1E	00000000		
0x1F	00000000		
SHA_A[3			R/W
0x20	00000000	SHA Hash Part A generated by inchip micro	
0x21	00000000	0.4457 01 AVCV/15 01	
0x22 0x23	00000000 00000000	0x11[7 - 0] AKSV[15:8]	
UXZS	00000000		
SHA_B[3	R1·0]		R/W
0x24	00000000	SHA Hash Part B generated by inchip micro	
0x25	00000000	· · · · · · · · · · · · · · · · · · ·	
0x26	00000000	0x12[7 - 0] AKSV[23:16]	
0x27	00000000		
BCAPS[7	7:01		R/W
0x40	10000011	This is the BCAPS register presented to the Tx attached to the active HDMI port.	1 14 11
		10000011 - Default BCAPS register value presented to the Tx	
	I	xxxxxxxx - BCAPS register value presented to the Tx	
BSTATUS		The consistence and the DCTATIC information and the day of the day	R/W
BSTATUS 0x41 0x42	5[15:0] 00000000 00000000	These registers contain the BSTATUS information presented to the Tx attached to the active HDMI port. Bits [11:0] be set by the system software acting as a repeater.	
0x41	0000000	be set by the system software acting as a repeater.	
0x41	0000000	be set by the system software acting as a repeater. xxxxxxxxxxxxxxx - BSTATUS register presented to Tx	
0x41	0000000	be set by the system software acting as a repeater.	

Repeate		Register Map	
Reg	Bits	Description	1 5 ***
	RT_B[15:0]	Completed Address Company of the Com	R/W
0x52 0x53	00000000	Source Physical Address for port B. This is used for CEC and is located in the HDMI Vendor Specific data block in	the E-
UX55	00000000	EDID.	
		00000000000000 - Default value	
		xxxxxxxxxxxxx - Source physical address of port B	
PORT B	_CHECKSUM[7:0]	AMMAMAMAM Source physical address of port b	R/W
0x61	00000000	This is the checksum for the second half of the Port B EDID. This is calculated automatically.	1,011
		,	
		xxxxxxxx - Checksum for E-EDID block containing SPA for port B	
		00000000 - Default value	
SPA_LO	CATION[7:0]		R/W
0x70	<u>11000000</u>	This is the location in the E-EDID record where the SPA is located.	
		11000000 - Default value	
		xxxxxxxx - Location of source physical address in internal E-EDID of port B	
	T_READY		R/W
0x71	<u>0</u> 0000000	The system sets this bit in order to indicate that the KSV list has been read from the Tx IC(s) and written into the	Repeater
		Map. The system must also set bits [11:0] of Bstatus before setting this bit.	
		0 - Not Ready	
		1 - Ready	
SPA STO	DRAGE_MODE	i neady	R/W
0x71	000000 <u>0</u> 0	Selects how SPA must be stored in the non volatile EEPROM	10,00
		0 - Store only SPA for port A	
		1 - Store Spa for port A plus upper nibble of SPA for rest of ports	
SPA_LO	CATION_MSB		R/W
0x71	00000000 <u>0</u>	Additional MSB of SPA_location (i.e. spa_location[8]) needed to point to SPAs stored in second segment.	
FDID R	ENABLE		R/W
0x74	000000 <u>0</u> 0	Enables I2C access to internal EDID ram from DDC port B	10,00
		0 - E-EDID for port B disabled	
		1 - E-EDID for port B enabled	
EDID_A_	ENABLE		R/W
0x74	0000000 <u>0</u>	Enables I2C access to internal EDID ram from DDC port A	
		0 - E-EDID for port A disabled	
		1 - E-EDID for port A enabled	_
	_ENABLE_CPU	FI	R
0x76	000000 <u>0</u> 0	Flags internal EDID enabling on port B	
		0 - Disabled	
		1 - Enabled	
EDID A	_ _ENABLE_CPU	I LITUDICU	R
0x76	0000000 <u>0</u>	Flags internal EDID enabling on port A	11
5.07 0			
		0 - Disabled	
		1 - Enabled	
KSV_LIS	T_READY_CLR_B		SC
0x78	0000000 <u>0</u> 0	Clear BCAPS KSV list ready bit in port B	
KSV 11c	 T_READY_CLR_A		SC
0x78	00000000	Clear BCAPS KSV list ready bit in port A	150
5,7,0	<u>s</u>	Section Services and the portra	
	P_SELECT[2:0]		R/W
0x79	0 <u>000</u> 1000	Selects which 128 bytes of KSV list will be accessed when reading or writing to addresses 0x80 to 0xFF in this m	ap. Values
		from 5 and upwards are not valid	
ALITO LI	 DCP_MAP_ENAB		D/M/
0x79	0000 <u>1</u> 000	LE Selects which port will be accessed for HDCP addresses: the HDMI active port (selected by HDMI_PORT_SELECT	R/W
UX/9	0000 <u>1</u> 000	map) or the one selected in HDCP_MAP_SELECT	, ו וטוטוו
		map, or the one selected in Fiber _MAI _SELECT	
		0 - HDCP data read from port given by HDCP_MAP_SELECT	
		1 - HDCP data read from the active HDMI port	
	1		

Repeate		Register Map	
Reg	Bits	Description	
HDCP_M	MAP_SELECT[2:0]		R/W
0x79	00001 <u>000</u>	Selects which port will be accessed for HDCP addresses (0x00 to 0x42 in Repeater map). This only takes effect w HDCP MAN ENABLE is 0	hen AUTC
		000 - Select port A	
		001 - Select port B	
DISABLE	_AUTO_EDID		R/W
0x7A	000001 <u>0</u> 0	Disables all automatic enables for internal E-EDID 0 - Automatic enable of internal E-EDID on HDMI ports when the part comes out of powerdown mode 0	
		1 - Disable automatic enable of internal E-EDID on HDMI ports when the part comes out of powerdown n	
	GMENT_POINTER		R/W
0x7A	0000010 <u>0</u>	Segment pointer for internal EDID in main i2c	
KSV_BY1	ΓE_0[7:0]		R/W
0x80	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY1	ΓΕ_1[7:0]		R/W
0x81	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV BYT	ΓE_2[7:0]		R/W
0x82	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY1	ΓE_3[7:0]		R/W
0x83	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV BY1	ΓE_4[7:0]		R/W
0x84	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV BY7	ΓE_5[7:0]		R/W
0x85	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV BY	ΓΕ_6[7:0]		R/W
0x86	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV BY	ΓΕ_7[7:0]		R/W
0x87	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV BY	ΓΕ_8[7:0]		R/W
0x88	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV BY	ΓΕ_9[7:0]		R/W
0x89	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	_
KSV_BY7	ΓE_10[7:0]		R/W
0x8A	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV BY	ΓΕ_11[7:0]		R/W
0x8B	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	
KSV PVT	<u> </u> ΓΕ_12[7:0]		R/W
0x8C	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen	
OAGC	3000000	controlled by KSV_MAP_SELECT	,

Repeate		Register Map	
Reg	Bits	Description	
	E_13[7:0]		R/W
0x8D	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_14[7:0]		R/W
0x8E	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_15[7:0]		R/W
0x8F	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_16[7:0]		R/W
0x90	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
	E_17[7:0]		R/W
0x91	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_18[7:0]		R/W
0x92	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_19[7:0]		R/W
0x93	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_20[7:0]		R/W
0x94	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_21[7:0]		R/W
0x95	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_22[7:0]		R/W
0x96	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_23[7:0]		R/W
0x97	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_24[7:0]		R/W
0x98	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_25[7:0]		R/W
0x99	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_26[7:0]		R/W
0x9A	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV_BYT	E_27[7:0]		R/W
0x9B	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_28[7:0]		R/W
0x9C	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV RVT	[R/W
0x9D	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm	
	222200	controlled by KSV_MAP_SELECT	- /

Repeate		Register Map	
Reg	Bits	Description	
	TE_30[7:0]		R/W
0x9E	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_31[7:0]		R/W
0x9F	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	TE_32[7:0]		R/W
0xA0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_33[7:0]		R/W
0xA1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
	TE_34[7:0]		R/W
0xA2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_35[7:0]		R/W
0xA3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	TE_36[7:0]		R/W
0xA4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_37[7:0]		R/W
0xA5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	TE_38[7:0]		R/W
0xA6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	TE_39[7:0]		R/W
0xA7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_40[7:0]		R/W
0xA8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	ΓE_41[7:0]		R/W
0xA9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	TE_42[7:0]		R/W
0xAA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	ΓE_43[7:0]		R/W
0xAB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV_BYT	TE_44[7:0]		R/W
0xAC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	ΓΕ_45[7:0]		R/W
0xAD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV RYT	 ΓΕ_46[7:0]		R/W
0xAE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm	
		controlled by KSV_MAP_SELECT	

Repeate		Register Map	
Reg	Bits	Description	
KSV_BYT	E_47[7:0]		R/W
0xAF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_48[7:0]		R/W
0xB0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_49[7:0]		R/W
0xB1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_50[7:0]		R/W
0xB2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
	E_51[7:0]		R/W
0xB3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_52[7:0]		R/W
0xB4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_53[7:0]		R/W
0xB5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_54[7:0]		R/W
0xB6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_55[7:0]		R/W
0xB7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV BYT	E_56[7:0]		R/W
0xB8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_57[7:0]		R/W
0xB9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_58[7:0]		R/W
0xBA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
<sv_byt< td=""><td>E_59[7:0]</td><td></td><td>R/W</td></sv_byt<>	E_59[7:0]		R/W
0xBB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
(SV RYT	E_60[7:0]		R/W
0xBC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV_BYT	E_61[7:0]		R/W
0xBD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_62[7:0]		R/W
0xBE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV PVT	E_63[7:0]		R/W
OxBF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm	
		controlled by KSV_MAP_SELECT	

Repeate		Register Map	
Reg	Bits	Description	
	E_64[7:0]		R/W
0xC0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_65[7:0]		R/W
0xC1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_66[7:0]		R/W
0xC2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_67[7:0]		R/W
0xC3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
	E_68[7:0]		R/W
0xC4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_69[7:0]		R/W
0xC5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_70[7:0]		R/W
0xC6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_71[7:0]		R/W
0xC7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_72[7:0]		R/W
0xC8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_73[7:0]		R/W
0xC9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_74[7:0]		R/W
0xCA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_75[7:0]		R/W
0xCB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_76[7:0]		R/W
0xCC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_77[7:0]		R/W
0xCD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	
KSV_BYT	E_78[7:0]		R/W
0xCE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_79[7:0]		R/W
0xCF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	E_80[7:0]		R/W
0xD0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	

Repeate		Register Map	
Reg	Bits	Description	
	E_81[7:0]		R/W
0xD1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
<sv_byt< td=""><td>E_82[7:0]</td><td></td><td>R/W</td></sv_byt<>	E_82[7:0]		R/W
0xD2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_83[7:0]		R/W
0xD3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_84[7:0]		R/W
0xD4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
	E_85[7:0]		R/W
0xD5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_86[7:0]		R/W
0xD6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_87[7:0]		R/W
0xD7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_88[7:0]		R/W
0xD8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_89[7:0]		R/W
0xD9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_90[7:0]		R/W
0xDA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_91[7:0]		R/W
0xDB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_92[7:0]		R/W
0xDC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_93[7:0]		R/W
0xDD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV RYT	E_94[7:0]		R/W
0xDE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV_BYT	E_95[7:0]		R/W
0xDF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_96[7:0]	<u> </u>	R/W
0xE0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm controlled by KSV_MAP_SELECT	
KSV RVT	E_97[7:0]		R/W
0xE1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segm	
		controlled by KSV_MAP_SELECT	

Repeate		Register Map	
Reg	Bits	Description	
	E_98[7:0]		R/W
0xE2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_99[7:0]		R/W
0xE3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_100[7:0]		R/W
0xE4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_101[7:0]		R/W
0xE5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
	E_102[7:0]		R/W
0xE6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_103[7:0]		R/W
0xE7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_104[7:0]		R/W
0xE8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_105[7:0]		R/W
0xE9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_106[7:0]		R/W
0xEA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_107[7:0]		R/W
0xEB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_108[7:0]		R/W
0xEC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_109[7:0]		R/W
0xED	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_110[7:0]		R/W
0xEE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ents,
KSV BYT	E_111[7:0]		R/W
0xEF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BYT	E_112[7:0]		R/W
0xF0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segme controlled by KSV_MAP_SELECT	ents,
KSV_BYT	E_113[7:0]		R/W
0xF1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	E_114[7:0]		R/W
0xF2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments	

Repeate	er	Register Map	
Reg	Bits	Description	
KSV_BY	ΓE_115[7:0]		R/W
0xF3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓΕ_116[7:0]		R/W
0xF4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓΕ_117[7:0]		R/W
0xF5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓE_118[7:0]		R/W
0xF6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓE_119[7:0]		R/W
0xF7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segmen controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓE_120[7:0]		R/W
0xF8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓE_121[7:0]		R/W
0xF9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΓE_122[7:0]		R/W
0xFA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ts,
KSV BY	ΓΕ_123[7:0]		R/W
0xFB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV BY	ΤΕ_124[7:0]		R/W
0xFC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY	TE_125[7:0]		R/W
0xFD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	ts,
KSV_BY	ΤΕ_126[7:0]		R/W
0xFE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY	ΓE_127[7:0]		R/W
0xFF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

2.5 INFOFRAME

Reg	Bits	Description	
	_PB[223:0]	R)
			i
0x00	00000000	AVI infoframe data	
0x01	00000000		
0x02	00000000		
0x03	00000000		
0x04	00000000		
0x05	00000000		
0x06	00000000		
0x07	00000000		
0x08	00000000		
0x09	0000000		
0x0A	0000000		
0x0B	0000000		
0x0C	00000000		
0x0D	0000000		
0x0E	0000000		
0x0F	00000000		
0x10	00000000		
0x11	00000000		
0x12	00000000		
0x13	00000000		
0x14	00000000		
0x15	00000000		
0x16	00000000		
0x17	00000000		
0x18	00000000		
0x19	00000000		
0x1A	0000000		
0x1B	0000000		
	F_PB[111:0]	R	t
0x1C	0000000	Audio infoframe data	
0x1D	0000000		
0x1E	00000000		
0x1F	0000000		
0x20	0000000		
0x21	0000000		
0x22	0000000		
0x23	0000000		
0x24	0000000		
0x25	0000000		
0x26	0000000		
0x27	00000000		
0x28	00000000		
0x29	00000000		
1			

Infofram		Register Map
Reg	Bits	Description
SPD_INF	_PB[223:0]	R
0x2A	00000000	Source Prod infoframe data
0x2B	00000000	
0x2C	00000000	
0x2D	00000000	
0x2E	00000000	
0x2F	00000000	
0x30	00000000	
0x31	00000000	
0x32	00000000	
0x33	00000000	
0x34	00000000	
0x35	00000000	
0x36	00000000	
0x37	00000000	
0x38	00000000	
0x39	00000000	
0x3A	00000000	
0x3B	00000000	
0x3C	00000000	
0x3D	00000000	
0x3E	00000000	
0x3F	<u>00000000</u>	
0x40	00000000	
0x41	00000000	
0x42	00000000	
0x43	00000000	
0x44	00000000	
0x45	00000000	
MS INF	PB[111:0]	R
0x46	00000000	MPEG Source infoframe data
0x47	00000000	
0x48	00000000	
0x49	00000000	
0x4A	0000000	
0x4B	00000000	
0x4C	00000000	
0x4D	00000000	
0x4E	00000000	
0x4F	<u>00000000</u>	
0x50	00000000	
0x51	<u>00000000</u>	
0x52	00000000	
0x53	00000000	

Infofram		Register Map	
Reg	Bits	Description	
	PB[223:0]		R
0x54	0000000	Vendor Specific infoframe data	
0x55	0000000	Total opening management and	
0x56	00000000		
0x57			
	00000000		
0x58	00000000		
0x59	00000000		
0x5A	00000000		
0x5B	00000000		
0x5C	00000000		
0x5D	00000000		
0x5E	00000000		
0x5F	0000000		
0x60	0000000		
0x61	00000000		
0x62	00000000		
0x63	0000000		
0x64	00000000		
0x65	00000000		
0x66	00000000		
0x67	00000000		
0x68	00000000		
0x69	00000000		
0x6A	0000000		
0x6B	00000000		
0x6C	00000000		
0x6D	00000000		
0x6E	0000000		
0x6F	00000000		
ACD DDI	222.01		D
ACP_PB[LACD: (()	R
0x70	00000000	ACP infoframe data	R
0x70 0x71	00000000 00000000	ACP infoframe data	R
0x70 0x71 0x72	00000000 00000000 00000000	ACP infoframe data	R
0x70 0x71 0x72 0x73	00000000 00000000 00000000	ACP infoframe data	R
0x70 0x71 0x72	00000000 00000000 00000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74	00000000 00000000 00000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D	00000000 00000000 00000000 00000000 0000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x80 0x81 0x82 0x83	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A	00000000 00000000 00000000 00000000 000000	ACP infoframe data	R

Infofram	ne	Register Map	
Reg	Bits	Description	
ISRC1_PE	B[223:0]		R
0x8C	00000000	ISRC 1 infoframe data	
0x8D	00000000		
0x8E	00000000		
0x8F	00000000		
0x90	0000000		
0x91	0000000		
0x92	0000000		
0x93	00000000		
0x94	0000000		
0x94 0x95	0000000		
0x96	0000000		
0x97	00000000		
0x98	00000000		
0x99	00000000		
0x9A	00000000		
0x9B	00000000		
0x9C	0000000		
0x9D	00000000		
0x9E	00000000		
0x9F	0000000		
0xA0	0000000		
0xA1	00000000		
0xA2	00000000		
0xA3	00000000		
0xA4	00000000		
0xA5	00000000		
0xA6	00000000		
0xA7	0000000		
ISRC2_PE			R
0xA8	B[223:0] 00000000	ISRC 2 infoframe data	R
		ISRC 2 infoframe data	R
0xA8	00000000	ISRC 2 infoframe data	R
0xA8 0xA9	00000000 00000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB	00000000 00000000 00000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC	00000000 00000000 00000000 00000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2	00000000 00000000 00000000 00000000 0000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xCO	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xC0 0xC1	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xCO	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xC0 0xC1	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xC0 0xC1 0xC2	00000000 00000000 00000000 00000000 000000	ISRC 2 infoframe data	R

Infofran		Register Map	
Reg	Bits	Description	
GBD[223	3:0]		R
0xC4	00000000	Gamut infoframe data	
0xC5	00000000		
0xC6	00000000		
0xC7	0000000		
0xC8	00000000		
0xC9	00000000		
0xCA	00000000		
0xCB	00000000		
0xCC	00000000		
0xCD	00000000		
0xCE	00000000		
0xCF	00000000		
0xD0	00000000		
0xD1	00000000		
0xD2	00000000		
0xD3	00000000		
0xD4	00000000		
0xD5	00000000		
0xD6	00000000		
0xD7	00000000		
0xD8	00000000		
0xD9	00000000		
0xDA	0000000		
0xDB	00000000		
0xDC	00000000		
0xDD	00000000		
0xDE	00000000		
0xDF	00000000		
AVI PAC	CKET_ID[7:0]		R/W
0xE0	10000010	AVI infoframe ID	1.7.11
UXLU	10000010	Aviillollalile ib	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x00 to 0x1B	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x00 to 0x1B	
AVI INF	_VERS[7:0]		R
0xE1	00000000	AVI infoframe version	
OXLI	0000000	Avianoname version	
AVI INF	_LEN[7:0]		R
0xE2	00000000	AVI infoframe length	"
UXEZ	0000000	Avi moname length	
ALID DA	ACKET_ID[7:0]		R/W
		1. 1. 66	K/W
0xE3	<u>10000100</u>	Audio infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x1C to 0x29	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x1C to 0x29	
ALID IN	IF_VERS[7:0]		R
		A Print Community	, n
0xE4	00000000	Audio infoframe version	
ALID III	IE I ENIEZ CZ		
	IF_LEN[7:0]		R
0xE5	00000000	Audio infoframe length	
	CKET_ID[7:0]		R/W
0xE6	10000011	Source Prod infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45	
CDC	E VEDSE	TAAAAAAA - FACKET TYPE VAIDE OF INFORTATIE STOTED IN INFORTATIE MAP, ADDIESS UXZA TO UX45	
	F_VERS[7:0]		R
0xE7	00000000	Source Prod infoframe version	
SPD_INI	F_LEN[7:0]		R
0xE8	00000000	Source Prod infoframe length	
	<u> </u>		<u> </u>

Infofran		Register Map	
Reg	Bits	Description	
	KET_ID[7:0]		R/W
0xE9	<u>10000101</u>	MPEG Source infoframe ID	
		Output Desirations unlike of market stayed in InfoFrance Main Address OvAC to OvF2	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x46 to 0x53	
NAC INIT	VEDC[7:0]	1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x46 to 0x53	l D
0xEA	_VERS[7:0] 00000000	MPEG Source infoframe version	R
UXEA	00000000	MPEG Source informative version	
MS_INF_	_LEN[7:0]		R
0xEB	00000000	MPEG Source infoframe length	
VS PACE	KET_ID[7:0]		R/W
0xEC	10000001	Vendor Specific infoframe ID	10,00
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x54 to 0x6F	
		1xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x54 to 0x6F	
VS_INF_	VERS[7:0]		R
0xED	00000000	Vendor Specific infoframe version	
VS_INF_	 EN[7:0]		R
0xEE	00000000	Vendor Specific infoframe length	n
UNLL	3000000	vendor specific infortante length	
	CKET_ID[7:0]		R/W
0xEF	00000100	ACP infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x70 to 0x8B	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x70 to 0x8B	
ACP_TYI			R
0xF0	00000000	ACP infoframe version	
ACP HE	ADER2[7:0]		R
0xF1	00000000	ACP infoframe length	
		, , , , , , , , , , , , , , , , , , ,	
ICDC1 D	ACKET IDEZ 03		DAM
	ACKET_ID[7:0]	ISRC1 infoframe ID	R/W
0xF2	00000101	I SNCT INIONAME ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x8C to 0xA7	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x8C to 0xA7	
ISRC1 H	EADER1[7:0]	1 1xxxxxxx - Facket type value of informatile stored in informatile wap, Address oxoc to oxav	R
0xF3	00000000	ISRC1 infoframe version	
OXI 3	00000000	isher intoliume version	
	EADER2[7:0]		R
0xF4	00000000	ISRC1 infoframe length	
ISRC2 P	ACKET_ID[7:0]		R/W
0xF5	00000110	ISRC2 infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0xA8 to 0xC3	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0xA8 to 0xC3	
ISRC2_H	EADER1[7:0]		R
0xF6	00000000	ISRC2 infoframe version	
ISPC2 LI	EVDED3[2.0]		l p
	EADER2[7:0]	ISDC2 infoframe longth	R
0xF7	00000000	ISRC2 infoframe length	
	<u> </u>		<u> </u>
GAMUT	PACKET_ID[7:0]		R/W
0xF8	00001010	Gamut infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0xC4 to 0xDF	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0xC4 to 0xDF	
GAMUT	HEADER1[7:0]		R
0xF9	00000000	Gamut infoframe version	
	<u> </u>	I.	

Reg	Bits	Description		
GAMUT_	GAMUT_HEADER2[7:0]			
0xFA	00000000	Gamut infoframe length		

2.6 CP

Reg	Bits	Description	
	RT_VBI_R[11:0]	Description	R/W
0x2A	00000000	Manual value for start of VBI position of the extra blank region preceding the odd R field in 3D TV field alternativ	
0x2B	00000000	packing format through HDMI.Normally not required to program since this parameter is calculated automaticall input.	
CP_END	_VBI_R[11:0]		R/W
0x2B 0x2C	0000 <u>0000</u> 00000000	Manual value for end of VBI position of the extra blank region preceding the odd R field in 3DTV field alternative format through HDMI.Normally not required to program since this parameter is calculated automatically from ir	
CP_STAF	RT_VBI_EVEN_R[11		R/W
0x2D 0x2E	0000000	Manual value for start of VBI position of the extra blank region preceding the even R field in 3D TV field alternati packing format through HDMI.Normally not required to program since this parameter is calculated automatical input.	
CP_END	_VBI_EVEN_R[11:0		R/W
0x2E 0x2F	0000 <u>0000</u> 00000000	Manual value for end of VBI position of the extra blank region preceding the even R field in 3D TV field alternative packing format through HDMI.Normally not required to program since this parameter is calculated automatical input.	
DE_V_ST	TART_R[3:0]		R/W
0x30	00000000	A control to vary the position of the start of the extra VBI region between L and R fieds during odd field in field alternative packing in 3D TV video format. This register stores a signed value represented in a 2's complement for unit of DE_V_END_EVEN[9:0] is one pixel clock.	ormat. The
		Range8 to +7 lines	
	ND_R[3:0]		R/W
0x30	0000 <u>0000</u>	A control to vary the position of the end of the extra VBI region between L and R fieds during odd field in field all packing in 3D TV video format. This register stores a signed value represented in a 2's complement format. The UDE_V_END_EVEN[9:0] is one pixel clock.	
DE 14 6T		Range8 to +7 lines	1 2 244
	TART_EVEN_R[3:0]		R/W
0x31	00000000	A control to vary the position of the start of the extra VBI region between L and R fieds during even field in field alternative packing in 3D TV video format through HDMI. This register stores a signed value represented in a 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock.	
DE V EN	ND_EVEN_R[3:0]	Range8 to +7 lines	R/W
0x31	0000000	A control to vary the position of the end of the extra VBI region between L and R fieds during even field in field	11/ VV
OX31	0000	alternative packing in 3D TV video format through HDMI. This register stores a signed value represented in a 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock. Range8 to +7 lines	
TEN TO	_EIGHT_CONV	The light	R/W
0x36	0000000 <u>0</u>	A control to indicate if the precision of the data to be rounded and truncated to 8-bit has 10 bit precision. This conforms for HDMI use only. O - If the input data has got 12 bit precision - then the output data will have 12-, 10- or 8-bits per channel. input data has got 10 bit precision - then the output data will have 10-bits per channel. If the input data his precision - then the output data will have 8-bits per channel. 1 - If The input data has got 10 bit precision, the output data will be 8 bits per channel.	ontrol is
CP_CON	TRAST[7:0]		R/W
0x3A	10000000	A control to set the contrast. This field is a unsigned value represented in a 1.7 binary format. The MSB represent integer part of the contrast value which is either 0 or 1. The seven LSBs represents the fractional part of the cont value. The fractional part has the range [0 to 0.99]. This control is functional if VID_ADJ_EN is set to 1. 00000000 - Contrast set to minimum	
		10000000 - Default	
		11111111 - Contrast set to maximum	

СР	1	Register Map		
Reg	Bits	Description		
CP_SATU 0x3B	JRATION[7:0] 10000000	R/W A control to set the saturation. This field is a unsigned value represented in a 1.7 binary format. The MSB represents the		
UX3B	1000000	integer part of the contrast value which is either 0 or 1. The seven LSBs represent the fractional part of the saturation value. The fractional part has a [0 to 0.99] range. This control is functional if VID_ADJ_EN is set to 1.		
		00000000 - Saturation set to minimum 10000000 - Default		
		11111111 - Saturation set to maximum		
CP_BRIG	HTNESS[7:0]	R/W		
0x3C	00000000	A control to set the brightness. This field is a signed value. The effective brightness value applied to the Luma is obtained by multiplying the programmed value CP_BRIGHTNESS with a gain of 4. The brightness applied to the Luma has a range of [-512 to 508]. This control is functional if VID_ADJ_EN is set to 1.		
		00000000 - The offset applied to the Luma is 0. 011111111 - The offset applied to the Luma is 508d. This value corresponds to the brightness setting. 11111111 - The offset applied to the Luma is -512d. This value corresponds to the darkest setting.		
CP_HUE	[7:0]	R/W		
0x3D	00000000	A control to set the hue. This register a represent an signed value which provides hue adjustment. It allows for rotating hue by any angle <0; 360).		
		00000000 - A hue of 0° is applied to the Chroma		
VID_ADJ		R/W		
0x3E	<u>0</u> 0000000	Video Adjustment Enable. This control selects whether or not the color controls feature is enabled. The color controls feature is configured via the parameters CP_CONTRAST[7:0], CP_SATURATION[7:0], CP_BRIGHTNESS[7:0] and CP_HUE[7:0]. The CP CSC must also be enabled for the color controls to be effective.		
		0 - Disable color controls. 1 - Enable color controls.		
CP_UV_/	ALIGN_SEL[1:0]	R/W		
0x3E	00 <u>00</u> 0000	Alignment of uv_data_valid internal signal generated by the CP core. The uv_data_valid signal is used to map U and V pixels data into one single signal when the part is configured to output a 4:2:2 digital video stream. 00 - The uv_data_signal is synchronized with the Start of Active Video (SAV)		
		01 - The uv_data_signal is synchronized with the leading edge of the HSync 10 - uv_data_signal is synchronized with the leading edge of the DE 11 - The uv_data_signal is synchronized with the Start of Active Video (SAV)		
CP_UV_I	DVAL_INV	R/W		
0x3E	0000 <u>0</u> 000	This controls the polarity of the uv_data_valid signal generated by the CP. The uv_data_valid signal is used to map U and V pixels data into one single signal when the part is configured to output a 4:2:2 digital video stream.		
		0 - No change to data_valid signal 1 - Invert uv_data_valid signal		
CP MOD	 De_gain_adj_en			
0x3E	00000 <u>0</u> 00	A control to enable pregain		
		0 - The pregain block is bypassed 1 - The pregain block is enabled		
	_UV_MAN	R/W		
0x3E	000000 <u>0</u> 0	U and V Saturation Range Control		
		0 - The range of the saturator on the Cr and the Cb channels are determined by OP_656_RANGE and ALT_DATA_SAT.		
		1 - The range of the saturator on the Cr and the Cb channels are determined by ALT_SAT_UV if either OP_656_RANGE or ALT_DATA_SAT is set to 0.		
ALT_SAT	_UV	R/W		
0x3E	0000000 <u>0</u>	Cr and Cb Saturation Range. Refer to ALT_SAT_UV_MAN for additional detail.		
		0 - The range of the saturators on channels Cr and Cb is 15-to-235. 1 - The range of the saturators on channels Cr and Cb is 16-to-240.		
	DE_GAIN_ADJ[7:0] R/W		
0x40	<u>01011100</u>	Pregain adjustment to compensate for the gain of the Analog Front End. This register stores a value in a 1.7 binary forma		
		0xxxxxxx - Gain of (0 + (xxxxxxx / 128))		
		10000000 - Default pregain (pregain of 1.0) 1xxxxxxx - Gain of (1 + (xxxxxxx / 128))		
	I	10000000 Guill Of (1 + (0000000 / 120))		

СР	T = -	Register Map	
Reg	Bits	Description	
CSC_SC/			R/W
0x52	<u>01</u> 000000	A control to set the CSC coefficient scalar.	
		00 - CSC scalar set to 1	
		01 - CSC scalar set to 1	
		10 - CSC scalar set to 2 10 - Reserved. Do not use	
		11 - Reserved. Do not use	
A4[12:0]		11 - Reserved. Do not use	R/W
0x52	010 <u>00000</u>	CSC Coefficient A4. Contains 13-bit A4 coefficient for the A channel.	11/ VV
0x53	00000000	ese coefficient (in contains is sterri coefficient of the Actualities)	
		0x0000 - Default value	
A 254 2 01			D 044
A3[12:0] 0x54	0000000	CSC Coefficient A3. Contains 13-bit A3 coefficient for the A channel.	R/W
0x54 0x55	000000	CSC Coefficient AS. Contains 13-bit AS coefficient for the A channel.	
0,00	000000	0x0000 - Default value	
		ONOGO Deliant value	
A2[12:0]			R/W
0x55	000000000	CSC Coefficient A2. Contains 13-bit A2 coefficient for the A channel.	
0x56	00000000	0v0000 Default value	
0x57	<u>000</u> 01000	0x0000 - Default value	
A1[12:0]			R/W
0x57	000 <u>01000</u>	CSC Coefficient A1. Contains 13-bit A1 coefficient for the A channel.	
0x58	00000000	0.0000 D-f h	
		0x0800 - Default value	
B4[12:0]			R/W
0x59	000 <u>00000</u>	CSC Coefficient B4. Contains 13-bitB4 coefficient for the B channel.	
0x5A	00000000		
		0x0000 - Default value	
B3[12:0]			R/W
0x5B	0000000	CSC Coefficient B3. Contains 13-bit B3 coefficient for the B channel.	
0x5C	<u>000000</u> 01		
		0x0000 - Default value	
B2[12:0]			R/W
0x5C	000000 <u>01</u>	CSC Coefficient B2. Contains 13-bit B2 coefficient for the B channel.	1,4,0
0x5D	00000000		
0x5E	<u>000</u> 00000	0x0800 - Default value	
B1[12:0]			R/W
0x5E	000 <u>00000</u>	CSC Coefficient B1. Contains 13-bit B1 coefficient for the B channel.	.,,,,,
0x5F	0000000		
		0x0000 - Default value	
C4[12:0]			R/W
C4[12:0] 0x60	000 <u>00000</u>	CSC Coefficient C4. Contains 13-bit C4 coefficient for the C channel.	IV/ VV
0x60	0000000	and an extraction of the content of the equality.	
		0x0000 - Default value	
C2[12.0]			D (M)
C3[12:0]		CSC Coefficient C3. Contains 13-bit C3 coefficient for the C channel.	R/W
0x62 0x63	0 <u>0100000</u> 0000000	Coc Coemicient Co. Contains 15-bit Co Coefficient for the Citabilier.	
3703	333300	0x0800 - Default value	
Call			
C2[12:0]			R/W
0x63	00000000	CSC Coefficient C2. Contains 13-bit C2 coefficient for the C channel.	
0x64	00000000	0x0000 - Default value	
0x65	<u>000</u> 00000	UXUUUU - Deiault value	
C1[12:0]			R/W
0x65	000 <u>00000</u>	CSC Coefficient C1. Contains 13-bit C1 coefficient for the C channel.	
0x66	00000000	0v0000 Defeult value	
		0x0000 - Default value	
		·	

CP	T	Register Map	
Reg	Bits	Description	
	DEFF_SEL[3:0]		R/W
0x68	<u>1111</u> 0000	A control to select the mode the CP CSC operates in.	
		OCCO CD CCC f	
		0000 - CP CSC configuration in manual mode	
		1111 - CP CSC configured in automatic mode xxxx - Reserved	
MANI CI	 P_CSC_EN	xxxx - Reserved	D/M
0x69	000 <u>0</u> 0100	A control to manually enable the CP CSC. By default the CP CSC will be automatically enabled in the case that	R/W
0.09	000 <u>0</u> 0100	color-space conversion or video-adjustments (Hue, Saturation, Contrast, Brightness) is determined to be requi other I2C settings. If MAN_CP_CSC_EN is set to one the CP CSC is forced into the enabled state. 0 - CP CSC will be automatically enabled if required. For example if either a color-space conversion or vice	red due to deo-
		adjustments (Hue, Saturation, Contrast, Brightness) is determined to be required due to other I2C setting	gs.
CP_PRE	C[1:0]	1 - Manual override to force CP-CSC to be enabled	R/W
0x77	11 111111	A control to set the precision of the data output by the CP core for channels A, B and C.	K/VV
UX//	111	A control to set the precision of the data output by the CF core for channels A, B and C.	
		00 - Rounds and truncates data in channels A, B and C to 10-bit precision 01 - Rounds and truncates data in channels A, B and C to 12-bit precision 10 - Rounds and truncates data in channels A, B and C to 8 bit precision	
		11 - Rounds and truncates data in channels A, B, and C to the precision set in OP_FORMAT_SEL[6:0]	
AV_INV_			R/W
0x7B	<u>0</u> 0000101	A control to invert the F bit in the AV codes.	
		0 - Inserts the F bit with default polarity,	
4) (1) () (1 - Inverts the F bit before inserting it into the AV code	5 0.47
AV_INV_		A	R/W
0x7B	0 <u>0</u> 000101	A control to invert V bit in AV codes.	
		0 - Do not invert V bit polarity before inserting it into the AV code,	
AV_POS	CEI	1 - Invert V bit polarity before inserting it into the AV code	R/W
0x7B	00000 <u>1</u> 01	A control to select AV codes position	I IV/ VV
UX/D	00000 <u>1</u> 01	A Control to select Av Codes position	
		0 - SAV code at HS falling edge and EAV code at HS rising edge.	
		1 - Uses predetermined (default) positions for AV codes.	
DE_WIT	H_AVCODE		R/W
0x7B	0000010 <u>1</u>	A control to insert AV codes in relation to the DE output signal	•
		0 - AV codes locked to default values. DE position can be moved independently of AV codes.	
CD INIV	LIC	1 - Inserted AV codes moves in relation to DE position change.	DAM
CP_INV_		A control to get the polarity of the HS upgo output by the CD core. This control is not recommended for use INIV	R/W
0x7C	<u>1</u> 1000000	A control to set the polarity of the HSync output by the CP core. This control is not recommended for use. INV_IO Map, Register 0x06 [1] should be used instead.	_H3_POL III
		0 - The CP outputs a HSync with negative polarity	
		1 - The CP outputs a HSync with positive polarity	
CP_INV_	_VS		R/W
0x7C	1 <u>1</u> 000000	A control to set the polarity of the VSync output by the CP core. This control is not recommended for use. INV_IO Map, Register 0x06 [2] should be used instead.	VS_POL in
		O. The CD autoute a VC was with as a series.	
		0 - The CP outputs a VSync with negative polarity	
CD INIV	DE .	1 - The CP outputs a VSync with positive polarity	D/M/
CP_INV_ 0x7C	110 <u>0</u> 0000	A control to set the polarity of the FIELD/DE output by the CP core. This control is not recommended for use. If	R/W
UX/C	110 <u>0</u> 0000	in IO Map, Register 0x06 [3] should be used instead.	vv_i _FUL
		0 - The CP outputs FIELD/DE with negative polarity	
		1 - The CP outputs FIELD/DE with positive polarity	
START_H	HS[9:0]		R/W
0x7C 0x7E	1100 <u>00</u> 00 00000000	A control to shift the position of the leading edge of the HSync output by the CP core. This register stores a sig in a 2's complement format. START_HS[9:0] is the number of pixel clocks by which the leading edge of the HSy shifted (e.g. 0x3FF corresponds to a shift of 1 pixel clock away form the active video, 0x005 corresponds to a ship pixel clocks toward the active video).	ned value nc is
		0x000 - Default value. 0x000 to 0x1FF - The leading edge of the HSync is shifted toward the active video. 0x200 to 0x3FF - The leading edge of the HSync is shifted away from the active video.	

CP		Register Map
Reg	Bits	Description
END_HS	[9:0]	R/W
0x7C 0x7D	110000 <u>00</u> 00000000	A control to shift the position of the trailing edge of the HSync output by the CP core. This register stores a signed value in a 2's complement format. HS_END[9:0] is the number of pixel clock by which the leading edge of the HSync is shifted (e.g. 0x3FF corresponds to a shift of 1 pixel clock away form the active video, 0x005 corresponds to a shift of 5 pixel clock toward the active video).
		0x000 - Default value. 0x000 to 0x1FF - The trailing edge of the HSync is shifted toward the active video. 0x200 to 0x3FF - The trailing edge of the HSync is shifted away from the active video.
START_V	/S[3:0]	l R/W
0x7F	0000	A control to shift the position of the leading edge of the VSync output by the CP core. This register stores a signed value in a 2's complement format. START_VS[3:0] is the number of lines by which the leading edge of the VSync is shifted (e.g. 0x0F corresponds to a shift by 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from the active video). 0x0 - Default value. 0x0 to 0x7 - The leading edge of the VSync is shifted toward the active video.
		0x8 to 0xF - The leading edge of the VSync is shifted away from the active video.
0x7F	[3:0] 0000 <u>0000</u>	A control to shift the position of the trailing edge of the VSync output by the CP core. This register stores a signed value in a 2's complement format. SEND_VS[3:0] is the number of lines by which the trailing edge of the VSync is shifted (e.g. 0x0l corresponds to a shift of 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from the active video). 0x0 - Default value. 0x0 to 0x7 - The trailing edge of the VSync is shifted toward the active video. 0x8 to 0xF - The trailing edge of the VSync is shifted away from the active video.
START_F	E[3·0]	R/W
0x80	00000000	A control to shift the position of the start of even field edge of the FIELD signal output by the CP core This register stores a signed value in a 2's complement format. START_FE[3:0] the number of lines by which the start of the even fields edge of the FIELD signal is shifted (e.g. 0x0D corresponds to a shift of 3 lines toward the active video, 0x05 corresponds to a shift of 5 line away from the active video).
		0x0 - Default value. 0x0 to 0x7 - The edge of the FIELD signal corresponding to the start of the even field is shifted toward the active video. 0x8 to 0xF - The trailing of the FIELD signal corresponding to the start of the even field is shifted away from the active video.
START_F	T T	R/W
0x80	0000 <u>0000</u>	A control to shift the position of the start of odd field edge of the FIELD signal output by the CP core This register stores a signed value in a 2's complement format. START_FO[3:0] the number of lines by which the start of the odd fields edge of the FIELD signal is shifted (e.g. 0x0D corresponds to a shift of 3 lines toward the active video, 0x05 corresponds to a shift of 5 line away from the active video). 0x0 - Default value. 0x0 to 0x7 - The edge of the FIELD signal corresponding to the start of the odd field is shifted toward the active video. 0x8 to 0xF - The trailing of the FIELD signal corresponding to the start of the odd field is shifted away from the active video.
CH1_TRI	C STDI	R/W
0x86	00001 <u>0</u> 11	Trigger synchronization source and polarity detector for sync channel 1 STDI. A 0 to 1 transition in this bit restarts the auto-sync detection algorithm. This is not a self-clearing bit and must be set to 0 to prepare for next trigger. 0 - Default value - transition 0 to 1 restarts auto-sync detection algorithm
		1 - Transition 0 to 1 restarts auto-sync detection algorithm
CH1_ST	DI_CONT	R/W
0x86	000010 <u>1</u> 1	A control to set the synchronization source polarity detection mode for sync channel 1 STDI. 0 - sync channel 1 STDI works in one-shot mode (triggered by a 0 to 1 transition on the CH1_TRIG_STDI bit)
		1 - sync channel 1 STDI works in continuous mode
DE_V_S1 0x88	O0000000	A control to vary the start position of the VBI region in even field. This register stores a signed value represented in a 2's complement format. The unit of DE_V_START_EVEN[9:0] is one pixel clock.
		Range8 to +7 lines
DE_V_EN	ND_EVEN[3:0]	R/W
0x88	0000 <u>0000</u>	A control to vary the position of the end of the VBI region in even field. This register stores a signed value represented in 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock.
		Range8 to +7 lines

CP		Register Map	
Reg	Bits	Description	
START_\	VS_EVEN[3:0]		R/W
0x89	00000000	A control to shift the position of the leading edge of the Vsync output by the CP core. This register stores a sign in a 2's complement format. START_VS_EVEN[3:0] is the number of lines by which the leading edge of the Vsync (e.g. 0x0F corresponds to a shift by 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from active video).	is shifted
		0x0 to 0x7 - The leading edge of the even Vsync is shifted toward the active video. 0x8 to 0xF - The leading edge of the even Vsync is shifted away from the active video.	
END_VS	5_EVEN[3:0]		R/W
0x89	0000 <u>0000</u>	A control to shift the position of the trailing edge of the Vsync output by the CP core. This register stores a signe a 2's complement format. SEND_VS_EVEN[3:0] is the number of lines by which the trailing edge of the Vsync is (e.g. 0x0F corresponds to a shift of 1 line toward the active video, 0x01 corresponds to a shift of 1 line away fror active video). 0x0 to 0x7 - The trailing edge of the even Vsync is shifted toward the active video. 0x8 to 0xF - The trailing edge of the even Vsync is shifted away from the active video.	shifted
ר וו כ	TA DT[O:O]	0x8 to 0x1 - The training eage of the even vsync is similed away from the active video.	D/M/
	TART[9:0]		R/W
0x8B 0x8D	0100 <u>00</u> 00	A control to vary the leading edge position of the DE signal output by the CP core. This register stores a signed 2's complement format. The unit of DE_H_START[9:0] is one pixel clock. 0x200512 pixels of shift 0x3FF1 pixel of shift 0x000 - Default value (no shift) 0x001 - +1 pixel of shift	value in a
		0x1FF - +511 pixels	
DE_H_E	ND[9:0]		R/W
0x8B 0x8C	010000 <u>00</u> 00000000	A control to vary the trailing edge position of the DE signal output by the CP core. This register stores a signed v 2's complement format. The unit of DE_H_END[9:0] is one pixel clock.	
		0x200512 pixels of shift 0x3FF1 pixel of shift 0x000 - Default value (no shift) 0x001 - +1 pixel of shift 0x1FF - +511 pixels	
DE_V_S	TART[3:0]		R/W
0x8E	00000000	A control to vary the start position of the VBI region. This register stores a signed value represented in a 2's comformat. The unit of DE_V_START[9:0] is one line. 10008 lines of shift 11111 line of shift 0000 - Default 0001 - +1 line of shift 0111 - +7 lines of shift	plement
DE_V_E	ND[3:0]		R/W
0x8E	00000000	A control to vary the position of the end of the VBI region. This register stores a signed value represented in a 2' complement format. The unit of DE_V_START[9:0] is one line. 10008 lines of shift 11111 line of shift 0000 - Default 0001 - +1 line of shift 0111 - +7 lines of shift	
CH1_FR	_LL[10:0]		R/W
0x8F	01000 <u>000</u>	Free run line length in number of crystal clock cycles in one line of video for sync channel 1 STDI. This register s	hould only
0x90	00000000	be programmed video standards that are not supported by PRIM_MODE[3:0] and VID_STD[5:0]. 0x000 - Internal free run line length is decoded from PRIM_MODE[3:0] and VID_STD[5:0]. All other values - Number of crystal clocks in the ideal line length. Used to enter or exit free run mode.	,
INTERLA	ACED		R/W
0x91	0 <u>1</u> 000000	Sets the interlaced/progressive mode of the incoming video processed in CP mode. 0 - The CP core expects video mode is progressive 1 - the CP core expects video mode is interlaced	
CH1_LC	F[11:0]		R
0xA3 0xA4	0000 <u>0000</u> 00000000	A readback for the sync channel 1 Line Count in a Field Number of lines between two VSyncs measured on syn 1. The readback from this field is valid if CH1_STDI_DVALID is high.	c channel
		xxxxxxxxxx - Readback value	

СР	T = -	Register Map	
Reg	Bits	Description	
CP_LCO	UNT_MAX[11:0]	R	R/W
0xAB 0xAC	0000000 0000	Manual value for total number of lines in a frame expected by the CP core. CP_LCOUNT_MAX[11:0] is an unsigned v This register is used for manual configuration of the free run feature. The value programmed in this register is used is sync channel 1. The value programmed in this register is used also for sync channel 2 if CH2_FR_FIELD_LENGTH[10:100000].	for
		0x000 - Ideal number of lines per frame is decoded from PRIM_MODE[3:0] and VID_STD[5:0] for sync channel All other values - Use the programmed value as ideal number of lines per frame in free run decision for sync channel 1.	1.
CH1_STI	DI_DVALID	R	1
0xB1	<u>0</u> 00000000	This bit is set when the measurements performed by sync channel 1 STDI are completed. High level signals validity	for
	_	CH1_BL, CH1_LCF, CH1_LCVS, CH1_FCL, and CH1_STDI_INTLCD parameters. To prevent false readouts, especially du signal acquisition, CH1_SDTI_DVALID only goes high after four fields with same length are recorded. As a result, STE measurements can take up to five fields to finish. 0 - Sync channel 1 STDI measurement are not valid 1 - Sync channel 1 STDI measurement are valid	uring
CH1 STI	DI_INTLCD	R	
0xB1	0 <u>0</u> 000000	Interlaced vs. progressive mode detected by sync channel 1 STDI. The readback from this register is valid if CH1_STDI_DVALID is high. 0 - Indicates a video signal on sync channel 1 with non interlaced timing.	
		1 - Indicates a signal on sync channel 1 with interlaced timing.	
CH1_BL	[13·0]	R	
0xB1	0000000	A readback for the Block Length for sync channel 1. Number of crystal cycle cycles in a block of eight lines of incomi	
0xB2	00000000	video. This readback is valid if CH1_STDI_DVALID is high.	mg
		xxxxxxxxxxxx - Readback value	
CH1_LC	VS[4:0]	R	
0xB3	<u>00000</u> 000	A readback for the sync channel 1 Line Count in a VSync. Number of lines in a VSync period measured on sync chan The readback from this field is valid if CH1_STDI_DVALID is high.	nnel 1.
		xxxxx - Readback value	
CH1_FC		R	1
0xB8 0xB9	000 <u>00000</u> 00000000	A readback for the sync channel 1 Field Count Length Number of crystal clock cycles between successive VSyncs measured by sync channel 1 STDI or in 1/256th of a field. The readback from this field is valid if CH1_STDI_DVALID is	s high.
		xxxxxxxxxxx - Readback value	
HDMI_F	RUN_MODE	R	X/W
0xBA	000000 <u>0</u> 1	A control to configure the free run feature in HDMI mode.	
		0 - HDMI free run mode 0. The part free runs when the TMDS clock is not detected on the selected HDMI port 1 - HDMI free run mode 1. The CP core free runs when the TMDS clock is not detected on the selected HDMI por it the video resolution of HDMI stream processed by the part does not match the video resolution program in PRIM_MODE[3:0] and VID_STD[5:0].	oort
HDMI_F	RUN_EN		R/W
0xBA	0000000 <u>1</u>	A control to enable free run in HDMI mode.	
		0 - Disable the free run feature in HDMI mode 1 - Enable the free run feature in HDMI mode	
DIV A			/\^/
DLY_A 0xBE	<u>0</u> 00000000	A control to delay the data on channel A by one pixel clock cycle.	R/W
		1 - Delay the data of channel A by 1 pixel clock cycle 0 - Do not delay the data of channel A	
DLY_B			R/W
0xBE	0 <u>0</u> 000000	A control to delay the data on channel B by one pixel clock cycle.	
		1 - Delay the data of channel B by 1 pixel clock cycle 0 - Do not delay the data of channel B	
DLY_C			R/W
0xBE	00 <u>0</u> 00000	A control to delay the data on channel C by one pixel clock cycle.	
		1 - Delay the data of channel C by 1 pixel clock cycle 0 - Do not delay the data of channel C	

CP		Register Map	
Reg	Bits	Description	
HCOUNT	_ALIGN_ADJ[4:0]		R/W
0xBE 0xBF	000000 <u>00</u> 00010010	Manual adjustment for internally generated hount offset . This register allows an adjustment of 15 pixels to the the right. The MSB sets the direction (left or right) and the 4 LSBs set the number of pixels to move. This is an unscontrol.	
		00000 - Default value	
CP_DEF_	COL_MAN_VAL		R/W
0xBF	00010 <u>0</u> 10	A control to enable manual selection of the color used when the CP core free runs. 0 - Uses default color blue	
		1 - Outputs default colors as given in CP_DEF_COL_CHA, CP_DEF_COL_B and CP_DEF_COL_C	•
	COL_AUTO		R/W
0xBF	000100 <u>1</u> 0	A control to enable the insertion of default color when the CP free runs. 0 - Disable automatic insertion of default color	
		1 - Output default colors when the CP free runs	
CP_FORC	CE_FREERUN		R/W
0xBF	0001001 <u>0</u>	A control to force the CP to free run.	
		0 - Do not force the CP core free run. 1 - Force the CP core to free run.	
DEF_COL	_CHA[7:0]		R/W
0xC0	00000000	A control the set the default color for channel A. To be used if CP_DEF_COL_MAN_VAL is 1.	
		0x00 - Default value	
	_CHB[7:0]		R/W
0xC1	00000000	A control to set the default color for channel B. To be used if CP_DEF_COL_MAN_VAL is 1	
DEE COL	CUC[7:0]	0x00 - Default value	DAM
0xC2	_CHC[7:0] 00000000	A control to set the default color for channel C. To be used if CP_DEF_COL_MAN_VAL is 1	R/W
UXC2	0000000		
61444 5 65		0x00 - Default value	I 5 44
SWAP_SF			R/W
0xC9	00101 <u>1</u> 00	A control to swap the Luma and Chroma AV codes in DDR modes	
		0 - Swap the Luma and Chroma AV codes in DDR mode 1 - Do not swap the Luma and Chroma AV codes in DDR mode	
DIS_AUT	O_PARAM_BUFF		R/W
0xC9	0010110 <u>0</u>	A control to disable the buffering of the timing parameters used for free run in HDMI mode.	
		0 - Buffer the last measured parameters in HDMI mode used to determine video resolution the part free ru 1 - Disable the buffering of measured parameters in HDMI mode. Free run standard determined by PRIM_MODE[3:0], VID_STD[5:0] and V_FREQ[2:0]	ins into.
	P_LOCK_THRESHO		R/W
0xCB	011000 <u>00</u>	Locking time of filter used for buffering of timing parameters in HDMI mode.	
		00 - Slowest locking time	
		01 - Medium locking time 10 - Fastest locking time	
		11 - Fixed step size of 0.5 pixel	
HDMI CE	P_AUTOPARM_LO		R
0xE0	0 <u>0</u> 000000	A readback to report the lock status of the parameter buffering in HDMI mode	
		0 - The parameter buffering block has not lock to the synchronization signal from the HDMI core. 1 - The parameter buffering block has lock to the synchronization signal from the HDMI core.	
HDMI AL	JTOPARM_STS[1:0		R
0xE0	00 <u>00</u> 0000	CP status for HDMI mode	
		00 - The CP is free running with according to timing parameters programmed in PRIM_MODE and VID_STE 01 - The timing buffer filter has locked to the HDMI input 10 - The CP is free running according to the HDMI buffered parameters)
CDC EN	NDI F	11 - Reserved	D/M
CRC_ENA	00000 <u>1</u> 00	A control to configure the CSC check for CGMS data validation. The CRC checksum can be used validate the CGM	R/W 1S-Δ
UAI Z	50000 <u>1</u> 00	sequence.	iЭ⁻∕\
		1 - Enable CRC checking. CGMSD bit goes high to indicate a valid checksum. ADI recommended setting. 0 - Disable CRC checking. CGMSD bit goes high if the rising edge of the start bit is detected within a time v	window.

CP		Register Map	
Reg	Bits	Description	
CH1_FL_	FR_THRESHOLD[2:0] R/W	
0xF3	11 <u>010</u> 100	Threshold for difference between input video field length and internally stored standard to enter and exit freerun.	
		000 - Minimum difference to switch into free run is 36 lines. Maximum difference to switch out of free run is 31 lines.	
		001 - Minimum difference to switch into free run is 18 lines. Maximum difference to switch out of free run is 15 lines.	
		1010 - Minimum difference to switch into free run is 10 lines. Maximum difference to switch out of free run is 7 lines.	es.
		011 - Minimum difference to switch into free run is 4 lines. Maximum difference to switch out of free run is 3 lines 100 - Minimum difference to switch into free run is 51 lines. Maximum difference to switch out of free run is 46	S.
		lines. 101 - Minimum difference to switch into free run is 69 lines. Maximum difference to switch out of free run is 63 lines.	
		110 - Minimum difference to switch into free run is 134 lines. Maximum difference to switch out of free run is 127 lines.	7
		111 - Minimum difference to switch into free run is 263 lines. Maximum difference to switch out of free run is 255 lines.	;
CH1_F_F	RUN_THR[2:0]	R/W	
0xF3	11010 <u>100</u>	Free run threshold select for sync channel 1. Determines the horizontal conditions under which free run mode is entere or left. The length of the incoming video line is measured based on the crystal clock and compared to an internally store parameter. The magnitude of the difference decides whether or not sync channel 1 will enter free run mode.	
		000 - Minimum difference to switch into free run is 2. Maximum difference to switch out of free run is 1.	
		001 - Minimum difference to switch into free run is 256. Maximum difference to switch out of free run is 200. 010 - Minimum difference to switch into free run is 128. Maximum difference to switch out of free run is 112.	
		011 - Minimum difference to switch into free run is 64. Maximum difference to switch out of free run is 48.	
		100 - Minimum difference to switch into free run is 32. Maximum difference to switch out of free run is 24.	
		101 - Minimum difference to switch into free run is 16. Maximum difference to switch out of free run is 12.	
		110 - Minimum difference to switch into free run is 8. Maximum difference to switch out of free run is 6. 111 - Minimum difference to switch into free run is 4. Maximum difference to switch out of free run is 3.	
CSC CO	EFF_SEL_RB[3:0]	R	
0xF4	0000000	Readback of the CP CSC conversion when configured in automatic mode	
		0000 - CSC is bypassed	
		0001 - YPbPr 601 to RGB	
		0011 - YPbPr 709 to RGB	
		0101 - RGB to YPbPr 601	
		0111 - RGB to YPbPr 709	
		1001 - YPbPr 709 to YPbPr 601	
		1010 - YPbPr 601 to YPbPr 709	
		1111 - CSC in manual mode xxxx - Reserved	
RVDACC	STDI1_LOCKING	R/W	
0xF5	000000 <u>0</u> 0	Bypass STDI locking for sync channel 1	
		0 - Update CH1_BL, CH1_LCF and CH1_LCVS only the sync channel 1 STDI locks and CH1_STDI_DVALID is set to 1	1
		1 - Update CH1_BL, CH1_LCF,CH1_LCVS from the sync channel 1 STDI as they are measured	
CP_FREE	_RUN	R	
0xFF	000 <u>0</u> 0000	Component processor freerun status	
		0 - The CP is not free running	
		1 - The CP is free running	

CEC **2.7 CEC**

Reg	Bits	Description	
CEC TX	FRAME_HEADER	(7:0)	R/W
0x00	00000000	Header block in the transmitted frame	•
CEC_TX_	FRAME_DATA0[7:	:0]	R/W
0x01	00000000	Opcode block in the transmitted frame	
		·	
CEC_TX_	FRAME_DATA1[7:		R/W
0x02	0000000	Operand 1 in the transmitted frame	
	FRAME_DATA2[7:		R/W
0x03	00000000	Operand 2 in the transmitted frame	
CEC TV	FDANAE DATASET		R/W
	FRAME_DATA3[7:		K/VV
0x04	00000000	Operand 3 in the transmitted frame	
CFC TX	FRAME_DATA4[7:	G	R/W
0x05	00000000	Operand 4 in the transmitted frame	1.7 **
0,000	50000000	Operand 7 in the transmitted frame	
CEC TX	FRAME_DATA5[7:	.0]	R/W
0x06	00000000	Operand 5 in the transmitted frame	
		•	
CEC_TX_	FRAME_DATA6[7:	:0]	R/W
0x07	00000000	Operand 6 in the transmitted frame	
	FRAME_DATA7[7:		R/W
0x08	00000000	Operand 7 in the transmitted frame	
CFC TX	FRAME_DATA8[7:	oli	R/W
0x09	00000000	Operand 8 in the transmitted frame	10,44
UNUD	00000000	operation in the datasimited name	
CEC_TX_	FRAME_DATA9[7:	:0]	R/W
0x0A	00000000	Operand 9 in the transmitted frame	•
		·	
CEC_TX_	_FRAME_DATA10[R/W
0x0B	00000000	Operand 10 in the transmitted frame	
CEC TV	 _FRAME_DATA11[:	7.01	R/W
			K/VV
0x0C	00000000	Operand 11 in the transmitted frame	
CFC TX	FRAME_DATA12[7:01	R/W
0x0D	00000000	Operand 12 in the transmitted frame	.,,,,
UNUD	50000000	Operand 12 in the transmitted frame	
CEC_TX_	FRAME_DATA13[7:0]	R/W
0x0E	00000000	Operand 13 in the transmitted frame	
	FRAME_DATA14[R/W
0x0F	00000000	Operand 14 in the transmitted frame	
CEC TV	EDAME LENGTH	74 O.	D ///
	_FRAME_LENGTH[R/W
0x10	000 <u>00000</u>	Message size of the transmitted frame. This is the number of byte in the outgoing message including the header	r.
		xxxxx - Total number of bytes (including header byte) to be sent	

CEC	•	Register Map	
Reg	Bits	Description	
CEC_TX	_ENABLE		R/W
0x11	0000000 <u>0</u>	This bit enables the TX section. When set to 1 it initiates the start of transmission of the message in the outgoin message buffer. When the message transmission is completed this bit is automatically reset to 0. If it is manually during a message transmission it may terminate the transmission depending on what stage of the transmission has been reached. If the message transmission is sill in the 'signal free time' stage the message transmission will terminated. If data transmission has begun then the transmission will continue until the message is fully sent, o error condition occurs. 0 - Transmission mode disabled	set to 0 process be
		1 - Transmission mode enabled and message transmission started	
CEC_TX	_RETRY[2:0]		R/W
0x12	0 <u>001</u> 0011	The number of times the CEC TX should try to retransmit the message if an error condition is encountered. Per t	he CEC
		spec this value should not be set to a value greater than 5. 001 - Try to retransmit the message 1 time if an error occurs xxx - Try to retransmit the message xxx times if an error occurs	
	TRY_SFT[3:0]		R/W
0x12	0001 <u>0011</u>	Signal Free Time of periods for retransmission retry. This parameter should be set to a value equal to or greater and strictly less than 5.	than 3
CEC_TX	_SFT[3:0]		R/W
0x13	<u>0101</u> 0111	Signal Free Time if the device is a new initiator. This parameter should be set to a value equal to or greater than strictly less than 7.	5 and
CEC_TX	_SFT[3:0]		R/W
0x13	0101 <u>0111</u>	Signal Free Time if the device transmits a next frame immediately after its previous frame. This parameter should a value equal to or greater than 7 and strictly less than 10.	d be set to
CEC_TX	_LOWDRIVE_COU		R
0x14	<u>0000</u> 0000	The number of times that the LOWDRIVE error condition was encountered while trying to send the current mes register is reset to 0b0000 when CEC_TX_ENABLE is set to 1. 0000 - No error condition	sage. This
		XXXX - The number of times the LOWDRIVE error condition was encountered	
CFC TX	_NACK_COUNTER		R
0x14	0000 <u>0000</u>	The number of times that the NACK error condition was encountered while trying to send the current message register is reset to 0b0000 when CEC_TX_ENABLE is set to 1.	This
CEC DIL	FO DV FDAME II	0000 - No error condition XXXX - The number of times the NACK error condition was encountered	T n
0x15	F0_RX_FRAME_H 00000000	Header block of the received frame stored in receiver frame buffer 0.	R
			1.
	F0_RX_FRAME_D		R
0x16	00000000	Opcode block of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D		R
0x17	00000000	Operand 1 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D	ATA2[7:0]	R
0x18	00000000	Operand 2 of the received frame stored in receiver frame buffer 0	•
CEC BU		LI ATA3[7:0]	R
0x19	00000000	Operand 3 of the received frame in receiver frame buffer 0	1
CEC BU	F0_RX_FRAME_D	ATA4[7:0]	R
0x1A	00000000	Operand 4 of the received frame stored in receiver frame buffer 0	
CEC BU	F0_RX_FRAME_D	ATA5[7:0]	R
0x1B	00000000	Operand 5 of the received frame stored in receiver frame buffer 0	
CEC BU	<u> </u> F0_RX_FRAME_D	 ATA6[7:0]	R
0x1C	00000000 00000000	Operand 6 of the received frame stored in receiver frame buffer 0	IV
O. IC	0000000	Specialis 5 of the received frame stored in receiver frame buller 6	

CEC	T = -	Register Map	
Reg	Bits	Description	
	F0_RX_FRAME_D		R
0x1D	00000000	Operand 7 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D		R
0x1E	00000000	Operand 8 of the received frame stored in receiver frame buffer 0	
CFC BU	 F0_RX_FRAME_D	I ATA9[7·∩]	R
0x1F	00000000	Operand 9 of the received frame stored in receiver frame buffer 0	
CEC DI	UEO DV EDAME D	ATA40[7 0]	Lo
	FO_RX_FRAME_D		R
0x20	00000000	Operand 10 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D		R
0x21	00000000	Operand 11 of the received frame stored in receiver frame buffer 0	
CFC BU	 F0_RX_FRAME_D	I ATA 12[7·∩]	R
0x22	00000000	Operand 12 of the received frame stored in receiver frame buffer 0	
CEC SU	 	ATA4.2/7.01	
	F0_RX_FRAME_D	ATA13[7:0] Operand 13 of the received frame stored in receiver frame buffer 0	R
0x23	00000000	Operand 13 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D		R
0x24	00000000	Operand 14 of the received frame stored in receiver frame buffer 0	
CEC BU	IFO_RX_FRAME_LI	ENGTH[4:0]	R
0x25	0000000	xxxxx - The total number of bytes (including header byte) that were received into buffer 0	
		, , , , , , , , , , , , , , , , , , ,	
CEC 10	CICAL ADDRESS	MAC(/[2,0]	R/W
	GICAL_ADDRESS_	_min Striction Logical Address mask of the CEC logical devices. Up to 3 logical devices are supported. When the mask bits are s	
0x27	0 <u>001</u> 0000	particular logical device, the logical device is enabled and messages whose destination address matches that of	
		selected logical address will be accepted.	trie
		Science logical address will be decepted.	
		[4] - mask bit for logical device 0	
		[5] - mask bit for logical device 1	
		[6] - mask bit for logical device 2	
CEC_ER	ROR_REPORT_MC		R/W
0x27	0001 <u>0</u> 000	Error report mode	
		0 - Only report short bit period errors	
		1 - Report both short and long bit period errors	
	ROR_DET_MODE		R/W
0x27	00010 <u>0</u> 00	Error detection mode	
		O Many shows his movied owner account for resemble in detected the CCC and the	CEC !!
		0 - If any short bit period error, except for start bit, is detected, the CEC controller immediately drives the	LEC line
		low for 3.6ms 1 - If a short bit period is detected in the data block where the destination is the CEC section or a target C	EC
		device, the CEC controller immediately drives the CEC line low for 3.6ms	LC
CEC EO	RCE_NACK	device, the CEC controller infinediately drives the CEC line low for 5.0115	R/W
0x27	000100 0 0	Force NO-ACK Control Setting this bit forces the CEC controller not acknowledge any received messages.	11/ 11/
UAZ/	300100 <u>0</u> 0	1 of the New Control Setting this bit forces the electricity including the received messages.	
		0 - Acknowledge received messages	
		1 - Do not acknowledge received messages	
CEC_FO	•	1 Do not deknowicage received messages	
0x27	RCE_IGNORE	T Do not deknowledge received messages	R/W
UX27	0001000 <u>0</u>	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm	
UX27	1		
0.27	1	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message	
0.27	1	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages	
	0001000 <u>0</u>	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages 1 - Ignore any directly addressed message	
CEC_LO	0001000 <u>0</u> GICAL_ADDRESS1	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages 1 - Ignore any directly addressed message	
	0001000 <u>0</u>	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages 1 - Ignore any directly addressed message	al
CEC_LO	0001000 <u>0</u> GICAL_ADDRESS1	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages 1 - Ignore any directly addressed message 1(3:0) Logical address 1 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[1] to 1	al
CEC_LO	0001000 <u>0</u> GICAL_ADDRESS1	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm operation should be kept for the broadcast message 0 - Do not ignore directly address messages 1 - Ignore any directly addressed message	al

CEC		Register Map	
Reg	Bits	Description	
	GICAL_ADDRESSO		R/W
0x28	1111 <u>1111</u>	Logical address 0 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[0] to 1	
		1111 - Default value	
		xxxx - User specified logical address	
CEC LO	 GICAL_ADDRESS2		R/W
0x29	0000 <u>1111</u>	Logical address 2 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[2] to 1	11/ 77
OKZ	00001111	Logical dadiess 2 this address mast be chasted by setting elec_lodient_nobless_minsn(2) to 1	
		1111 - Default value	
		xxxx - User specified logical address	
CEC_PO	WER_UP		R/W
0x2A	0011111 <u>0</u>	Power Mode of CEC module	
		0 - Power down the CEC module	
CEC CI	ITCH FUTED CTD	1 - Power up the CEC module	D/W
	ITCH_FILTER_CTR	The CEC input signal is sampled by the input clock (XTAL clock). CEC_GLITCH_FILTER_CTRL specifies the minimal clock.	R/W
0x2B	00 <u>000111</u>	width requirement in input clock cycles. Pulses of widths less than the minimum specified width are considered	
		and will be removed by the filter.	gilles
		and will be removed by the lines.	
		000000 - Disable the glitch filter	
		000001 - Filter out pulses with width less than 1 clock cycle	
		000010 - Filter out pulses with width less than 2 clock cycles	
		000111 - Filter out pulses with width less than 7 clock cycles	
CEC CL	2 21/ 22/2	111111 - Filter out pulses with width less than 63 clock cycles	1 66
	R_RX_RDY2	Characteristic CEC DV DDV2	SC
0x2C	0000 <u>0</u> 000	Clear control for CEC_RX_RDY2	
		0 - Retain the value of the CEC_RX_RDY2 flag	
		1 - Clear the value of the CEC_RX_RDY2 flag	
CFC CLI	R_RX_RDY1	T Cical the value of the CEC_IN_ND12 hag	SC
0x2C	00000 <u>0</u> 00	Clear control for CEC_RX_RDY1	30
	_		
		0 - Retain the value of the CEC_ RX_RDY1 flag	
		1 - Clear the value of the CEC_RX_RDY1 flag	
	R_RX_RDY0		SC
0x2C	000000 <u>0</u> 0	Clear control for CEC_RX_RDY0	
		0 - Retain the value of the CEC_RX_RDY0 flag	
		1 - Clear the value of the CEC_RX_RDY0 flag	
CEC SO	FT_RESET	1 - Clear the value of the CEC_NA_NOTO hag	SC
0x2C	0000000 <u>0</u>	CEC module software reset.	30
UNITE OF	<u>-</u>		
		0 - No function	
		1 - Reset the CEC module	
CEC_DIS	S_AUTO_MODE		R/W
0x4C	00000 <u>0</u> 00	A control to disable the automatic CEC power up feature when in chip powerdown mode.	·
		0 - Automatic power up feature enabled	
CEC DII	E2 TIMECTAMOE1	1 - Automatic power up feature disabled	I n
0x53	F2_TIMESTAMP[1	Time stamp for frame stored in receiver frame buffer 2. This can be used to determine which frame should be re	R
UXSS	00 <u>00</u> 0000	from the receiver frame buffers.	au next
		Hom the receiver name baners.	
		00 - Invalid timestamp, no frame is available in this frame buffer	
		01 - Of the frames currently buffered, this frame was the first to be received	
		10 - Of the frames currently buffered, this frame was the second to be received	
		11 - Of the frames currently buffered, this frame was the third to be received	
	F1_TIMESTAMP[1		R
0x53	0000 <u>00</u> 00	Time stamp for frame stored in receiver frame buffer 1. This can be used to determine which frame should be refrom the receiver frame buffers.	ad next
		00 - Invalid timestamp, no frame is available in this frame buffer	
		01 - Of the frames currently buffered, this frame was the first to be received	
		10 - Of the frames currently buffered, this frame was the first to be received	
		11 - Of the frames currently buffered, this frame was the third to be received	
	1		

CEC		Register Map	
Reg	Bits	Description	
CEC_BU	F0_TIMESTAMP[1:	.0]	R
0x53	000000 <u>00</u>	Time stamp for frame stored in receiver frame buffer 0. This can be used to determine which frame should b from the receiver frame buffers.	e read next
		00 - Invalid timestamp, no frame is available in this frame buffer 01 - Of the frames currently buffered, this frame was the first to be received	
		10 - Of the frames currently buffered, this frame was the second to be received 11 - Of the frames currently buffered, this frame was the third to be received	
CEC_BU	F1_RX_FRAME_HI		R
0x54	00000000	Header block of the received frame in receiver frame buffer 1	1
CEC_BU	F1_RX_FRAME_D	ATAO[7:0]	R
0x55	00000000	Opcode block of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D	ATA1[7:0]	R
0x56	00000000	Operand 1 of the received frame in receiver frame buffer 1	•
CEC BU	F1_RX_FRAME_D	ATA2[7:0]	R
0x57	00000000	Operand 2 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D/ 00000000	ATA3[7:0] Operand 3 of the received frame in receiver frame buffer 1	R
	F1_RX_FRAME_D		R
0x59	00000000	Operand 4 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x5A	00000000	Operand 5 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x5B	00000000	Operand 6 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D	ATA7[7:0]	R
0x5C	00000000	Operand 7 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D	ATA8[7:0]	R
0x5D	0000000	Operand 8 of the received frame in receiver frame buffer 1	•
CEC_BU	F1_RX_FRAME_D	ATA9[7:0]	R
0x5E	00000000	Operand 9 of the received frame in receiver frame buffer 1	•
CEC_BU		ATA10[7:0]	R
0x5F	00000000	Operand 10 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D	ATA11[7:0]	R
0x60	00000000	Operand 11 of the received frame in receiver frame buffer 1	1
CEC BU		I ATA12[7:0]	R
0x61	00000000	Operand 12 of the received frame in receiver frame buffer 1	
CEC BU		TATA13[7:0]	R
0x62	00000000	Operand 13 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x63	00000000	Operand 14 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_LE	NGTH[4:0]	R
0x64	000 <u>00000</u>	xxxxx - The total number of bytes (including header byte) that were received into buffer 1	

CEC	1	Register Map	
Reg	Bits	Description	
	F2_RX_FRAME_H		R
0x65	00000000	Header block of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D	ATA0[7:0]	R
0x66	00000000	Opcode block of the received frame in receiver frame buffer 2	
CEC DIII	ES DV EDAME D	ATAKET O	
	F2_RX_FRAME_D		R
0x67	00000000	Operand 1 of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D	ATA2[7:0]	R
0x68	00000000	Operand 2 of the received frame in receiver frame buffer 2	
CEC BIII	 F2_RX_FRAME_D	 ATA 2[7:0]	R
0x69	00000000	Operand 3 of the received frame in receiver frame buffer 2	IX
0.009	00000000	Operand 3 of the received frame infreceiver frame buller 2	
CEC_BU	F2_RX_FRAME_D		R
0x6A	00000000	Operand 4 of the received frame in receiver frame buffer 2	
CFC BU	 F2_RX_FRAME_D	I ATA 5[7:0]	R
0x6B	00000000	Operand 5 of the received frame in receiver frame buffer 2	I II
3,00	3333330		
	F2_RX_FRAME_D		R
0x6C	00000000	Operand 6 of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D	ATA7[7:0]	R
0x6D	00000000	Operand 7 of the received frame in receiver frame buffer 2	•
CEC DIII	ES DY EDAME D	ATACIZ OL	D.
	F2_RX_FRAME_D	Operand 8 of the received frame in receiver frame buffer 2	R
0x6E	00000000	Operand 8 of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D	ATA9[7:0]	R
0x6F	00000000	Operand 9 of the received frame in receiver frame buffer 2	
CFC BU	 F2_RX_FRAME_D	.l ATA 1∩[7·∩]	R
		Operand 10 of the received frame in receiver frame buffer 2	I.
OX7 0	00000000	operand to of the received name infreceiver name baner 2	
	F2_RX_FRAME_D		R
0x71	00000000	Operand 11 of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D	ATA12[7:0]	R
0x72	00000000	Operand 12 of the received frame in receiver frame buffer 2	
CEC DI	ES DV EDAME D	ATA 12[7:0]	l n
	F2_RX_FRAME_D		R
0x73	00000000	Operand 13 of the received frame in receiver frame buffer 2	
CEC_BU	F2_RX_FRAME_D		R
0x74	00000000	Operand 14 of the received frame in receiver frame buffer 2	
CEC BUI	 F2_RX_FRAME_LI	I FNGTH[4·0]	R
0x75	000 <u>00000</u>	xxxxx - The total number of bytes (including header byte) that were received into buffer 2	T.
3773	33330	The total number of bytes (including nedder byte) that were received into buller 2	
CEC_RX			R
0x76	00000 <u>0</u> 00	CEC_RX_RDY2 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. T	his flag must
		be cleared via CEC_CLR_RX_RDY2 before another message can be received in receiver frame buffer 2.	
		0 - No CEC frame available in buffer 2	
		1 - A CEC frame is available in buffer 2	

CEC	T = -	Register Map	
Reg	Bits	Description	10
CEC_RX_ 0x76	_RDY1 0000000 <u>0</u> 0	CEC_RX_RDY1 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. This be cleared via CEC_CLR_RX_RDY1 before another message can be received in receiver frame buffer 1.	R s flag must
		0 - No CEC frame available in buffer 1 1 - A CEC frame is available in buffer 1	
CEC_RX	_RDY0		R
0x76	0000000 <u>0</u>	CEC_RX_RDY0 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. This be cleared via CEC_CLR_RX_RDY0 before another message can be received in receiver frame buffer 0. 0 - No CEC frame available in buffer 0	s flag must
CEC LICI	E ALL DUEC	1 - A CEC frame is available in buffer 0	D/M/
0x77	E_ALL_BUFS 0000000 <u>0</u>	Control to enable supplementary receiver frame buffers.	R/W
0.77	0000000 <u>0</u>	0 - Use only buffer 0 to store CEC frames 1 - Use all 3 buffers to stores the CEC frames	
CEC WA	KE_OPCODE0[7:0		R/W
0x78	01101101	CEC_WAKE_OPCODE0 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response. 01101101 - POWER ON	
		xxxxxxxx - User specified OPCODE to respond to	
CFC WA	KE_OPCODE1[7:0		R/W
0x79	10001111	CEC_WAKE_OPCODE1 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	the Rx
		10001111 - GIVE POWER STATUS xxxxxxxx - User specified OPCODE to respond to	
CEC_WA	KE_OPCODE2[7:0		R/W
0x7A	10000010	CEC_WAKE_OPCODE2 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response. 10000010 - ACTIVE SOURCE	
CEC WA	L KE_OPCODE3[7:0	xxxxxxxx - User specified OPCODE to respond to	R/W
0x7B	00000100	CEC_WAKE_OPCODE3 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response. 00000100 - IMAGE VIEW ON xxxxxxxxx - User specified OPCODE to respond to	the Rx
CEC WA	KE_OPCODE4[7:0		R/W
0x7C	00001101	CEC_WAKE_OPCODE4 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response. 00001101 - TEXT VIEW ON	the Rx
		xxxxxxxx - User specified OPCODE to respond to	
CEC_WA	KE_OPCODE5[7:0		R/W
0x7D	01110000	CEC_WAKE_OPCODE5 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response. 01110000 - SYSTEM AUDIO MODE REQUEST xxxxxxxxx - User specified OPCODE to respond to	
CEC_WA	KE_OPCODE6[7:0		R/W
0x7E	01000010	CEC_WAKE_OPCODE6 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		01000010 - DECK CONTROL xxxxxxxxx - User specified OPCODE to respond to	

		negiste. map		
Reg	Bits	Description		
CEC_WAKE_OPCODE7[7:0]			R/W	
0x7F	01000001	CEC_WAKE_OPCODE7 This value can be set to a CEC opcode that requires a response. On receipt of this opcode the Rx generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and requires response.		
		01000001 - PLAY xxxxxxxx - User specified OPCODE to respond to		

3 INDEX

A1[12-0], 107 AUD_INF_CKS_ERR_CLR, 66 A2[12-0], 107 AUD_INF_CKS_ERR_MB1, 67 A3[12-0], 107 AUD_INF_CKS_ERR_MB2, 66 A4[12-0], 107 AUD_INF_CKS_ERR_RAW, 64 AC_MSK_CHNG_PORT, 77 AUD_INF_CKS_ERR_ST, 65 AC_MSK_NEW_CTS, 77 AUD_INF_LEN[7-0], 103 AC_MSK_NEW_N, 77 AUD_INF_PB[111-0], 99 AC_MSK_VCLK_CHNG, 77 AUD_INF_VERS[7-0], 103 AUD_PACKET_ID[7-0], 103 AC_MSK_VCLK_DET, 77 AC_MSK_VPLL_UNLOCK, 77 AUDIO_C_PCKT_CLR, 47 ACP_HEADER2[7-0], 104 AUDIO_C_PCKT_MB1, 48 ACP_PACKET_ID[7-0], 104 AUDIO_C_PCKT_MB2, 48 AUDIO_C_PCKT_RAW, 45 ACP_PB[223-0], 101 ACP_PCKT_CLR, 43 AUDIO_C_PCKT_ST, 46 ACP_PCKT_MB1, 44 AUDIO_CH_MD_CLR, 47 AUDIO_CH_MD_MB1, 48 ACP_PCKT_MB2, 44 ACP PCKT RAW, 42 AUDIO CH MD MB2, 47 ACP_PCKT_ST, 42 AUDIO_CH_MD_RAW, 45 ACP_TYPE[7-0], 104 AUDIO_CH_MD_ST, 46 AINFO[7-0], 89 AUDIO_CHANNEL_MODE, 75 AKSV[39-0], 89 AUDIO_DELAY_LINE_BYPASS, 76 AKSV_UPDATE_A_CLR, 66 AUDIO_FIFO_ALMOST_EMPTY_THRE AKSV_UPDATE_A_MB1, 68 SHOLD[6-0], 77 AKSV_UPDATE_A_MB2, 67 AUDIO_FIFO_ALMOST_FULL_THRES AKSV UPDATE A RAW, 65 HOLD[6-0], 77 AKSV_UPDATE_A_ST, 66 AUDIO_FLT_LINE_CLR, 62 AKSV_UPDATE_B_CLR, 66 AUDIO_FLT_LINE_MB1, 64 AKSV_UPDATE_B_MB1, 68 AUDIO_FLT_LINE_MB2, 63 AKSV_UPDATE_B_MB2, 67 AUDIO_FLT_LINE_RAW, 61 AUDIO FLT LINE ST, 62 AKSV UPDATE B RAW, 65 AKSV_UPDATE_B_ST, 65 AUDIO_INFO_CLR, 43 ALT_DATA_SAT, 34 AUDIO_INFO_MB1, 45 ALT_GAMMA, 33 AUDIO_INFO_MB2, 44 ALT SAT UV, 106 AUDIO INFO RAW, 42 ALT_SAT_UV_MAN, 106 AUDIO_INFO_ST, 43 ALWAYS_STORE_INF, 82 AUDIO_MODE_CHNG_CLR, 62 AN[63-0], 89 AUDIO_MODE_CHNG_MB1, 64

AUDIO_MODE_CHNG_MB2, 63 BG_DEEP_COLOR_MODE[1-0], 87 AUDIO_MODE_CHNG_RAW, 61 BG_DST_DOUBLE, 87 AUDIO_MODE_CHNG_ST, 62 BG_FIELD_HEIGHT[12-0], 86 AUDIO_MUTE_SPEED[4-0], 76 BG_HDMI_INTERLACED, 87 AUDIO_PCKT_ERR_CLR, 59 BG_HDMI_MODE, 87 AUDIO_PCKT_ERR_MB1, 60 BG_HEADER_BYTE1[7-0], 87 BG_HEADER_REQUESTED[7-0], 87 AUDIO_PCKT_ERR_MB2, 60 AUDIO PCKT ERR RAW, 58 BG LINE WIDTH[12-0], 86 AUDIO_PCKT_ERR_ST, 58 BG_MEAS_DONE_CLR, 68 AUDIO PLL LOCKED, 75 BG MEAS DONE MB1, 69 AUDIO_SAMPLE_PCKT_DET, 79 BG_MEAS_DONE_MB2, 68 AUTO HDCP MAP ENABLE, 90 BG MEAS DONE RAW, 68 AV_INV_F, 108 BG MEAS DONE ST, 68 AV_INV_V, 108 BG_MEAS_PORT_SEL[2-0], 73 AV MUTE, 74 BG_MEAS_REQ, 83 AV_MUTE_CLR, 47 BG_PACKET_BYTE1[7-0], 88 AV MUTE MB1, 48 BG PACKET BYTE2[7-0], 88 AV_MUTE_MB2, 47 BG_PACKET_BYTE3[7-0], 88 AV_MUTE_RAW, 45 BG_PACKET_BYTE4[7-0], 88 AV_MUTE_ST, 46 BG_PACKET_BYTE5[7-0], 88 AV_POS_SEL, 108 BG_PARAM_LOCK, 87 AVCODE_INSERT_EN, 35 BG_PIX_REP[3-0], 87 AVI_INF_CKS_ERR_CLR, 66 BG_TMDSFREQ[8-0], 86 AVI_INF_CKS_ERR_MB1, 67 BG_TMDSFREQ_FRAC[6-0], 86 AVI INF CKS ERR MB2, 67 BG TOTAL FIELD HEIGHT[12-0], 86 AVI_INF_CKS_ERR_RAW, 64 BG_TOTAL_LINE_WIDTH[13-0], 86 AVI INF CKS ERR ST, 65 BG VALID PACKET, 88 AVI_INF_LEN[7-0], 103 BKSV[39-0], 89 AVI_INF_PB[223-0], 99 BSTATUS[15-0], 89 BYPASS_AUDIO_PASSTHRU, 81 AVI_INF_VERS[7-0], 103 AVI_INFO_CLR, 43 BYPASS_STDI1_LOCKING, 113 AVI_INFO_MB1, 45 C1[12-0], 107 AVI_INFO_MB2, 44 C2[12-0], 107 AVI_INFO_RAW, 42 C3[12-0], 107 AVI INFO ST, 43 C4[12-0], 107 AVI_PACKET_ID[7-0], 103 CABLE_DET_A_CLR, 53 CABLE DET A MB1, 53 B1[12-0], 107 B2[12-0], 107 CABLE_DET_A_MB2, 53 CABLE DET A RAW, 52 B3[12-0], 107 B4[12-0], 107 CABLE_DET_A_ST, 52 BCAPS[7-0], 89 CABLE_DET_B_CLR, 50 CABLE_DET_B_MB1, 51 BG_AUDIO_DETECTED[3-0], 87 BG_AUDIO_LAYOUT, 87 CABLE_DET_B_MB2, 50

- CABLE_DET_B_RAW, 48 CABLE_DET_B_ST, 49 CEC_BUF0_RX_FRAME_DATA0[7-0], 115 CEC_BUF0_RX_FRAME_DATA1[7-0], 115 CEC_BUF0_RX_FRAME_DATA10[7-0], CEC_BUF0_RX_FRAME_DATA11[7-0], 116 CEC_BUF0_RX_FRAME_DATA12[7-0], 116 CEC BUFO RX FRAME DATA13[7-0], 116 CEC_BUF0_RX_FRAME_DATA14[7-0], 116 CEC BUFO RX FRAME DATA2[7-0], 115 CEC_BUF0_RX_FRAME_DATA3[7-0], 115 CEC_BUF0_RX_FRAME_DATA4[7-0], 115 CEC_BUF0_RX_FRAME_DATA5[7-0], 115 CEC_BUF0_RX_FRAME_DATA6[7-0], 115 CEC BUFO RX FRAME DATA7[7-0], 116 CEC BUFO RX FRAME DATA8[7-0], CEC_BUF0_RX_FRAME_DATA9[7-0], 116 CEC_BUF0_RX_FRAME_HEADER[7-0], 115 CEC BUFO RX FRAME LENGTH[4-0], 116 CEC BUF0 TIMESTAMP[1-0], 118 CEC_BUF1_RX_FRAME_DATA0[7-0], 118 CEC_BUF1_RX_FRAME_DATA1[7-0], 118 CEC BUF1 RX FRAME DATA10[7-0], 118
- CEC_BUF1_RX_FRAME_DATA11[7-0], 118 CEC_BUF1_RX_FRAME_DATA12[7-0], 118 CEC_BUF1_RX_FRAME_DATA13[7-0], 118 CEC_BUF1_RX_FRAME_DATA14[7-0], CEC_BUF1_RX_FRAME_DATA2[7-0], 118 CEC_BUF1_RX_FRAME_DATA3[7-0], 118 CEC BUF1 RX FRAME DATA4[7-0], 118 CEC_BUF1_RX_FRAME_DATA5[7-0], 118 CEC BUF1 RX FRAME DATA6[7-0], 118 CEC_BUF1_RX_FRAME_DATA7[7-0], 118 CEC_BUF1_RX_FRAME_DATA8[7-0], 118 CEC_BUF1_RX_FRAME_DATA9[7-0], 118 CEC BUF1 RX FRAME HEADER[7-0], 118 CEC BUF1 RX FRAME LENGTH[4-0], 118 CEC BUF1 TIMESTAMP[1-0], 117 CEC BUF2 RX FRAME DATA0[7-0], 119 CEC_BUF2_RX_FRAME_DATA1[7-0], CEC_BUF2_RX_FRAME_DATA10[7-0], 119 CEC_BUF2_RX_FRAME_DATA11[7-0], 119 CEC_BUF2_RX_FRAME_DATA12[7-0], 119 CEC_BUF2_RX_FRAME_DATA13[7-0],

CEC BUF2 RX FRAME DATA14[7-0],

119

119

CEC_BUF2_RX_FRAME_DATA2[7-0], 119 CEC_BUF2_RX_FRAME_DATA3[7-0], 119 CEC_BUF2_RX_FRAME_DATA4[7-0], 119 CEC_BUF2_RX_FRAME_DATA5[7-0], 119 CEC_BUF2_RX_FRAME_DATA6[7-0], 119 CEC_BUF2_RX_FRAME_DATA7[7-0], 119 CEC BUF2 RX FRAME DATA8[7-0], CEC_BUF2_RX_FRAME_DATA9[7-0], 119 CEC BUF2 RX FRAME HEADER[7-0], 119 CEC_BUF2_RX_FRAME_LENGTH[4-0], 119 CEC_BUF2_TIMESTAMP[1-0], 117 CEC_CLR_RX_RDY0, 117 CEC_CLR_RX_RDY1, 117 CEC_CLR_RX_RDY2, 117 CEC_DIS_AUTO_MODE, 117 CEC_ERROR_DET_MODE, 116 CEC ERROR REPORT MODE, 116 CEC_FORCE_IGNORE, 116 CEC_FORCE_NACK, 116 CEC_GLITCH_FILTER_CTRL[5-0], 117 CEC_INTERRUPT_BYTE[7-0], 72 CEC_INTERRUPT_BYTE_CLR[7-0], 72 CEC_INTERRUPT_BYTE_MB1[7-0], 72 CEC_INTERRUPT_BYTE_MB2[7-0], 72 CEC INTERRUPT BYTE ST[7-0], 72 CEC_LOGICAL_ADDRESS_MASK[2-0], 116 CEC_LOGICAL_ADDRESS0[3-0], 117 CEC LOGICAL ADDRESS1[3-0], 116 CEC_LOGICAL_ADDRESS2[3-0], 117 CEC_POWER_UP, 117 CEC_RETRY_SFT[3-0], 115 CEC_RX_RDY0, 120

CEC_RX_RDY0_CLR, 70 CEC_RX_RDY0_MB1,71 CEC_RX_RDY0_MB2, 71 CEC_RX_RDY0_RAW, 69 CEC_RX_RDY0_ST, 69 CEC_RX_RDY1, 120 CEC_RX_RDY1_CLR, 70 CEC RX RDY1 MB1,71 CEC_RX_RDY1_MB2, 70 CEC RX RDY1 RAW, 69 CEC_RX_RDY1_ST, 69 CEC RX RDY2, 119 CEC RX RDY2 CLR, 70 CEC_RX_RDY2_MB1,71 CEC_RX_RDY2_MB2, 70 CEC_RX_RDY2_RAW, 69 CEC RX RDY2 ST, 69 CEC_SLAVE_ADDR[6-0], 72 CEC_SOFT_RESET, 117 CEC_TX_ARBITRATION_LOST_CLR, 70 CEC_TX_ARBITRATION_LOST_MB1, 71 CEC_TX_ARBITRATION_LOST_MB2, CEC_TX_ARBITRATION_LOST_RAW, 69 CEC_TX_ARBITRATION_LOST_ST, 70 CEC TX ENABLE, 115 CEC_TX_FRAME_DATA0[7-0], 114 CEC_TX_FRAME_DATA1[7-0], 114 CEC_TX_FRAME_DATA10[7-0], 114 CEC_TX_FRAME_DATA11[7-0], 114 CEC_TX_FRAME_DATA12[7-0], 114 CEC TX FRAME DATA13[7-0], 114 CEC_TX_FRAME_DATA14[7-0], 114 CEC TX FRAME DATA2[7-0], 114 CEC_TX_FRAME_DATA3[7-0], 114 CEC TX FRAME DATA4[7-0], 114 CEC_TX_FRAME_DATA5[7-0], 114 CEC_TX_FRAME_DATA6[7-0], 114 CEC TX FRAME DATA7[7-0], 114 CEC_TX_FRAME_DATA8[7-0], 114

CEC_TX_FRAME_DATA9[7-0], 114 CLK_DIVIDE_RATIO[3-0], 73 CEC_TX_FRAME_HEADER[7-0], 114 CLOCK_TERMA_DISABLE, 85 CEC_TX_FRAME_LENGTH[4-0], 114 CLOCK_TERMB_DISABLE, 85 CEC_TX_LOWDRIVE_COUNTER[3-0], CORE_PDN, 35 115 CP_BRIGHTNESS[7-0], 106 CEC_TX_NACK_COUNTER[3-0], 115 CP_CONTRAST[7-0], 105 CEC_TX_READY_CLR, 70 CP_DEF_COL_AUTO, 112 CEC TX READY MB1, 71 CP DEF COL MAN VAL, 112 CEC_TX_READY_MB2, 71 CP_END_VBI_EVEN_R[11-0], 105 CEC TX READY RAW, 69 CP END VBI R[11-0], 105 CP_FORCE_FREERUN, 112 CEC_TX_READY_ST, 70 CEC TX RETRY[2-0], 115 CP FORCE INTERLACED, 36 CEC TX RETRY TIMEOUT CLR, 70 CP FREE RUN, 113 CEC_TX_RETRY_TIMEOUT_MB1, 71 CP_HUE[7-0], 106 CEC_TX_RETRY_TIMEOUT_MB2, 71 CP INTERLACED, 36 CEC_TX_RETRY_TIMEOUT_RAW, 69 CP_INV_DE, 108 CEC TX RETRY TIMEOUT ST, 70 CP INV HS, 108 CEC_TX_SFT[3-0], 115 CP_INV_VS, 108 CEC_USE_ALL_BUFS, 120 CP_LCOUNT_MAX[11-0], 111 CEC_WAKE_OPCODE0[7-0], 120 CP_LOCK_CH1_CLR, 41 CEC_WAKE_OPCODE1[7-0], 120 CP_LOCK_CH1_MB1, 41 CEC_WAKE_OPCODE2[7-0], 120 CP_LOCK_CH1_MB2, 41 CEC_WAKE_OPCODE3[7-0], 120 CP_LOCK_CH1_RAW, 40 CEC_WAKE_OPCODE4[7-0], 120 CP_LOCK_CH1_ST, 41 CEC WAKE OPCODE5[7-0], 120 CP LOCK CLR, 39 CEC_WAKE_OPCODE6[7-0], 120 CP_LOCK_MB1, 40 CEC WAKE OPCODE7[7-0], 121 CP LOCK MB2, 40 CH1_BL[13-0], 111 CP_LOCK_RAW, 39 CH1_F_RUN_THR[2-0], 113 CP LOCK ST, 39 CP_LOCK_UNLOCK_EDGE_SEL, 38 CH1_FCL[12-0], 111 CH1_FL_FR_THRESHOLD[2-0], 113 CP_MODE_GAIN_ADJ[7-0], 106 CH1_FR_LL[10-0], 110 CP_MODE_GAIN_ADJ_EN, 106 CH1_LCF[11-0], 110 CP_PREC[1-0], 108 CP_PROG_PARM_FOR_INT, 36 CH1_LCVS[4-0], 111 CH1 STDI CONT, 109 CP PWRDN, 36 CH1_STDI_DVALID, 111 CP_SATURATION[7-0], 106 CP_SLAVE_ADDR[6-0], 73 CH1 STDI INTLCD, 111 CH1_TRIG_STDI, 109 CP_START_VBI_EVEN_R[11-0], 105 CP START VBI R[11-0], 105 CHANGE N CLR, 59 CHANGE_N_MB1, 60 CP_STDI_INTERLACED, 36 CHANGE_N_MB2, 59 CP_UNLOCK_CH1_CLR, 41 CHANGE_N_RAW, 57 CP_UNLOCK_CH1_MB1, 41 CHANGE_N_ST, 58 CP_UNLOCK_CH1_MB2, 41

CP_UNLOCK_CH1_RAW, 40 DE_REGEN_LCK_ST, 50 DE_V_END[3-0], 110 CP_UNLOCK_CH1_ST, 41 CP_UNLOCK_CLR, 39 DE_V_END_EVEN[3-0], 109 CP_UNLOCK_MB1, 40 DE_V_END_EVEN_R[3-0], 105 CP_UNLOCK_MB2, 40 DE_V_END_R[3-0], 105 CP_UNLOCK_RAW, 39 DE_V_START[3-0], 110 CP_UNLOCK_ST, 39 DE_V_START_EVEN[3-0], 109 CP UV ALIGN SEL[1-0], 106 DE V START EVEN R[3-0], 105 DE_V_START_R[3-0], 105 CP_UV_DVAL_INV, 106 CRC ENABLE, 112 DE WITH AVCODE, 108 CS_COPYRIGHT_MANUAL, 82 DEEP_COLOR_CHNG_CLR, 62 DEEP COLOR CHNG MB1, 63 CS COPYRIGHT VALUE, 82 CS DATA[39-0], 81 DEEP COLOR CHNG MB2, 63 CS_DATA_VALID_CLR, 46 DEEP_COLOR_CHNG_RAW, 61 CS_DATA_VALID_MB1, 48 DEEP_COLOR_CHNG_ST, 61 CS_DATA_VALID_MB2, 47 DEEP_COLOR_MODE[1-0], 76 CS DATA VALID RAW, 45 DEEP COLOR MODE USER[1-0], 81 CS_DATA_VALID_ST, 46 DEF_COL_CHA[7-0], 112 CSC_COEFF_SEL[3-0], 108 DEF_COL_CHB[7-0], 112 CSC_COEFF_SEL_RB[3-0], 113 DEF_COL_CHC[7-0], 112 CSC_SCALE[1-0], 107 DEREP_N[3-0], 82 CTS[19-0], 83 DEREP_N_OVERRIDE, 81 DIS_AUTO_PARAM_BUFF, 112 CTS_CHANGE_THRESHOLD[5-0], 76 CTS_PASS_THRSH_CLR, 59 DIS_CABLE_DET_RST, 82 CTS PASS THRSH MB1, 60 DISABLE AUTO EDID, 91 CTS_PASS_THRSH_MB2, 59 DLY_A, 111 CTS PASS THRSH RAW, 57 DLY_B, 111 CTS_PASS_THRSH_ST, 58 DLY_C, 111 DATA BLANK EN, 35 DR STR[1-0], 36 DR_STR_CLK[1-0], 36 DCFIFO KILL DIS, 79 DCFIFO_KILL_NOT_LOCKED, 79 DR_STR_SYNC[1-0], 36 DCFIFO_LEVEL[2-0], 80 DSD_MAP_INV, 84 DCFIFO_LOCKED, 79 DSD_MAP_ROT[2-0], 85 DSD PACKET DET, 79 DCFIFO_RECENTER, 83 DCFIFO RESET ON LOCK, 79 DST AUDIO PCKT DET, 78 DDC_PWRDN[7-0], 85 DST_DOUBLE, 79 DE H END[9-0], 110 DST MAP ROT[2-0], 85 DVI_HSYNC_POLARITY, 75 DE_H_START[9-0], 110 DE REGEN FILTER LOCKED, 76 DVI VSYNC POLARITY, 75 DE_REGEN_LCK_CLR, 50 EDID_A_ENABLE, 90 DE_REGEN_LCK_MB1, 52 EDID_A_ENABLE_CPU, 90 DE REGEN LCK MB2, 51 EDID B ENABLE, 90

EDID_B_ENABLE_CPU, 90

Rev. A 127

DE_REGEN_LCK_RAW, 49

EDID_SEGMENT_POINTER, 91 FIFO_OVERFLO_ST, 58 FIFO_UNDERFLO_CLR, 59 EDID_SLAVE_ADDR[6-0], 73 EN_BG_PORT_A, 74 FIFO_UNDERFLO_MB1, 60 EN_BG_PORT_B, 74 FIFO_UNDERFLO_MB2, 59 EN_UMASK_RAW_INTRQ, 38 FIFO_UNDERFLO_RAW, 57 FIFO_UNDERFLO_ST, 58 EN_UMASK_RAW_INTRQ2, 38 FILT_5V_DET_DIS, 83 END_HS[9-0], 109 FILT 5V DET TIMER[6-0], 83 END VS[3-0], 109 END_VS_EVEN[3-0], 110 FORCE_N_UPDATE, 83 EQ DYN EN, 86 FREQTOLERANCE[3-0], 76 EQ_DYN_FREQ1[3-0], 85 GAMUT_HEADER1[7-0], 104 EQ DYN FREQ2[3-0], 85 GAMUT HEADER2[7-0], 105 EQ DYN1 HF[7-0], 85 GAMUT IRQ NEXT FIELD, 82 EQ_DYN1_LF[7-0], 85 GAMUT_MDATA_CLR, 47 EQ_DYN2_HF[7-0], 86 GAMUT_MDATA_MB1, 48 EQ_DYN2_LF[7-0], 85 GAMUT_MDATA_MB2, 48 EQ DYN3 HF[7-0], 86 GAMUT MDATA RAW, 46 EQ_DYN3_LF[7-0], 86 GAMUT_MDATA_ST, 46 F_OUT_SEL, 34 GAMUT_PACKET_ID[7-0], 104 FIELD0_HEIGHT[12-0], 76 GBD[223-0], 103 FIELDO_TOTAL_HEIGHT[13-0], 80 GEN_CTL_PCKT_CLR, 47 FIELD0_VS_BACK_PORCH[13-0], 81 GEN_CTL_PCKT_MB1, 48 FIELD0_VS_FRONT_PORCH[13-0], 80 GEN_CTL_PCKT_MB2, 47 FIELD0_VS_PULSE_WIDTH[13-0], 81 GEN_CTL_PCKT_RAW, 45 FIELD1 HEIGHT[12-0], 76 GEN CTL PCKT ST, 46 FIELD1_TOTAL_HEIGHT[13-0], 80 HBR_AUDIO_PCKT_DET, 78 FIELD1_VS_BACK_PORCH[13-0], 81 HCOUNT_ALIGN_ADJ[4-0], 112 FIELD1_VS_FRONT_PORCH[13-0], 80 HDCP_A0, 73 FIELD1_VS_PULSE_WIDTH[13-0], 81 HDCP_KEY_ERROR, 75 HDCP_KEYS_READ, 74 FIFO_NEAR_OVFL_CLR, 58 FIFO_NEAR_OVFL_MB1, 60 HDCP_MAP_SELECT[2-0], 91 FIFO_NEAR_OVFL_MB2, 59 HDCP_REPT_EDID_RESET, 83 FIFO_NEAR_OVFL_RAW, 57 HDCP_RI_EXPIRED, 75 FIFO_NEAR_OVFL_ST, 58 HDMI_AUTOPARM_STS[1-0], 112 FIFO NEAR UFLO CLR, 63 HDMI COLORSPACE[3-0], 83 HDMI_CONTENT_ENCRYPTED, 75 FIFO_NEAR_UFLO_MB1, 64 FIFO NEAR UFLO MB2, 63 HDMI CP AUTOPARM LOCKED, 112 FIFO_NEAR_UFLO_RAW, 61 HDMI_CP_LOCK_THRESHOLD[1-0], FIFO NEAR UFLO ST, 62 112 FIFO_OVERFLO_CLR, 59 HDMI_ENCRPT_A_CLR, 52 FIFO_OVERFLO_MB1, 60 HDMI_ENCRPT_A_MB1, 53 FIFO_OVERFLO_MB2, 59 HDMI ENCRPT A MB2, 53 FIFO_OVERFLO_RAW, 57 HDMI_ENCRPT_A_RAW, 52

HDMI_ENCRPT_A_ST, 52 INTERNAL_MUTE_MB2, 47 HDMI_ENCRPT_B_CLR, 53 INTERNAL_MUTE_RAW, 45 HDMI_ENCRPT_B_MB1, 53 INTERNAL_MUTE_ST, 46 HDMI_ENCRPT_B_MB2, 53 INTRQ_DUR_SEL[1-0], 38 HDMI_ENCRPT_B_RAW, 52 INTRQ_OP_SEL[1-0], 38 HDMI_ENCRPT_B_ST, 52 INTRQ_RAW, 37 HDMI_FRUN_EN, 111 INTRQ2_DUR_SEL[1-0], 38 HDMI FRUN MODE, 111 INTRQ2 MUX SEL[1-0], 39 HDMI_INTERLACED, 76 INTRQ2_RAW, 38 HDMI MODE, 75 INV F POL, 35 INV_HS_POL, 35 HDMI_MODE_CLR, 47 INV LLC POL, 35 HDMI MODE MB1, 48 HDMI MODE MB2, 47 INV VS POL, 35 HDMI_MODE_RAW, 45 ISRC1_HEADER1[7-0], 104 HDMI_MODE_ST, 46 ISRC1_HEADER2[7-0], 104 HDMI_PIXEL_REPETITION[3-0], 75 ISRC1_PACKET_ID[7-0], 104 HDMI PORT SELECT[2-0], 73 ISRC1 PB[223-0], 102 HDMI_SLAVE_ADDR[6-0], 73 ISRC1_PCKT_CLR, 43 HPA_AUTO_INT_EDID[1-0], 84 ISRC1_PCKT_MB1, 44 HPA_DELAY_SEL[3-0], 84 ISRC1_PCKT_MB2, 44 HPA_MAN_VALUE_A, 37 ISRC1_PCKT_RAW, 41 HPA_MAN_VALUE_B, 37 ISRC1_PCKT_ST, 42 HPA_MANUAL, 84 ISRC2_HEADER1[7-0], 104 HPA_OVR_TERM, 84 ISRC2_HEADER2[7-0], 104 HPA_STATUS_PORT_A, 37 ISRC2 PACKET ID[7-0], 104 HPA_STATUS_PORT_B, 37 ISRC2_PB[223-0], 102 HPA TRISTATE A, 37 ISRC2 PCKT CLR, 43 HPA_TRISTATE_B, 37 ISRC2_PCKT_MB1, 44 HSYNC_BACK_PORCH[12-0], 80 ISRC2_PCKT_MB2, 44 HSYNC_FRONT_PORCH[12-0], 80 ISRC2_PCKT_RAW, 41 HSYNC_PULSE_WIDTH[12-0], 80 ISRC2_PCKT_ST, 42 I2S_SPDIF_MAP_INV, 84 KSV_BYTE_0[7-0], 91 I2S_SPDIF_MAP_ROT[1-0], 84 KSV_BYTE_1[7-0], 91 I2S_TDM_MODE_ENABLE, 84 KSV BYTE 10[7-0], 91 I2SBITWIDTH[4-0], 74 KSV BYTE 100[7-0], 97 KSV_BYTE_101[7-0], 97 I2SOUTMODE[1-0], 74 KSV BYTE 102[7-0], 97 IGNORE PARITY ERR, 79 INFOFRAME_SLAVE_ADDR[6-0], 72 KSV_BYTE_103[7-0], 97 KSV BYTE 104[7-0], 97 INP COLOR SPACE[3-0], 33 INT2_POL, 38 KSV_BYTE_105[7-0], 97 INTERLACED, 110 KSV_BYTE_106[7-0], 97 INTERNAL MUTE CLR, 46 KSV BYTE 107[7-0], 97 INTERNAL_MUTE_MB1, 48 KSV_BYTE_108[7-0], 97

TOTAL DATES AND TO A DECEMBER OF THE STATE O	****** DYFFF
KSV_BYTE_109[7-0], 97	KSV_BYTE_33[7-0], 93
KSV_BYTE_11[7-0], 91	KSV_BYTE_34[7-0], 93
KSV_BYTE_110[7-0], 97	KSV_BYTE_35[7-0], 93
KSV_BYTE_111[7-0], 97	KSV_BYTE_36[7-0], 93
KSV_BYTE_112[7-0], 97	KSV_BYTE_37[7-0], 93
KSV_BYTE_113[7-0], 97	KSV_BYTE_38[7-0], 93
KSV_BYTE_114[7-0], 97	KSV_BYTE_39[7-0], 93
KSV_BYTE_115[7-0], 98	KSV_BYTE_4[7-0], 91
KSV_BYTE_116[7-0], 98	KSV_BYTE_40[7-0], 93
KSV_BYTE_117[7-0], 98	KSV_BYTE_41[7-0], 93
KSV_BYTE_118[7-0], 98	KSV_BYTE_42[7-0], 93
KSV_BYTE_119[7-0], 98	KSV_BYTE_43[7-0], 93
KSV_BYTE_12[7-0], 91	KSV_BYTE_44[7-0], 93
KSV_BYTE_120[7-0], 98	KSV_BYTE_45[7-0], 93
KSV_BYTE_121[7-0], 98	KSV_BYTE_46[7-0], 93
KSV_BYTE_122[7-0], 98	KSV_BYTE_47[7-0], 94
KSV_BYTE_123[7-0], 98	KSV_BYTE_48[7-0], 94
KSV_BYTE_124[7-0], 98	KSV_BYTE_49[7-0], 94
KSV_BYTE_125[7-0], 98	KSV_BYTE_5[7-0], 91
KSV_BYTE_126[7-0], 98	KSV_BYTE_50[7-0], 94
KSV_BYTE_127[7-0], 98	KSV_BYTE_51[7-0], 94
KSV_BYTE_13[7-0], 92	KSV_BYTE_52[7-0], 94
KSV_BYTE_14[7-0], 92	KSV_BYTE_53[7-0], 94
KSV_BYTE_15[7-0], 92	KSV_BYTE_54[7-0], 94
KSV_BYTE_16[7-0], 92	KSV_BYTE_55[7-0], 94
KSV_BYTE_17[7-0], 92	KSV_BYTE_56[7-0], 94
KSV_BYTE_18[7-0], 92	KSV_BYTE_57[7-0], 94
KSV_BYTE_19[7-0], 92	KSV_BYTE_58[7-0], 94
KSV_BYTE_2[7-0], 91	KSV_BYTE_59[7-0], 94
KSV_BYTE_20[7-0], 92	KSV_BYTE_6[7-0], 91
KSV_BYTE_21[7-0], 92	KSV_BYTE_60[7-0], 94
KSV_BYTE_22[7-0], 92	KSV_BYTE_61[7-0], 94
KSV_BYTE_23[7-0], 92	KSV_BYTE_62[7-0], 94
KSV_BYTE_24[7-0], 92	KSV_BYTE_63[7-0], 94
KSV_BYTE_25[7-0], 92	KSV_BYTE_64[7-0], 95
KSV_BYTE_26[7-0], 92	KSV_BYTE_65[7-0], 95
KSV_BYTE_27[7-0], 92	KSV_BYTE_66[7-0], 95
KSV_BYTE_28[7-0], 92	KSV_BYTE_67[7-0], 95
KSV_BYTE_29[7-0], 92	KSV_BYTE_68[7-0], 95
KSV_BYTE_3[7-0], 91	KSV_BYTE_69[7-0], 95
KSV_BYTE_30[7-0], 93	KSV_BYTE_7[7-0], 91
KSV_BYTE_31[7-0], 93	KSV_BYTE_70[7-0], 95
KSV_BYTE_32[7-0], 93	KSV_BYTE_71[7-0], 95

KSV_BYTE_72[7-0], 95	MAN_OP_CLK_SEL_EN, 72
KSV_BYTE_73[7-0], 95	MCLK_FS_N[2-0], 73
KSV_BYTE_74[7-0], 95	MPU_STIM_INTRQ, 38
KSV_BYTE_75[7-0], 95	MPU_STIM_INTRQ_CLR, 40
KSV_BYTE_76[7-0], 95	MPU_STIM_INTRQ_MB1, 40
KSV_BYTE_77[7-0], 95	MPU_STIM_INTRQ_MB2, 40
KSV_BYTE_78[7-0], 95	MPU_STIM_INTRQ_RAW, 40
KSV_BYTE_79[7-0], 95	MPU_STIM_INTRQ_ST, 40
KSV_BYTE_8[7-0], 91	MS_INF_CKS_ERR_CLR, 66
KSV_BYTE_80[7-0], 95	MS_INF_CKS_ERR_MB1, 67
KSV_BYTE_81[7-0], 96	MS_INF_CKS_ERR_MB2, 66
KSV_BYTE_82[7-0], 96	MS_INF_CKS_ERR_RAW, 64
KSV_BYTE_83[7-0], 96	MS_INF_CKS_ERR_ST, 65
KSV_BYTE_84[7-0], 96	MS_INF_LEN[7-0], 104
KSV_BYTE_85[7-0], 96	MS_INF_PB[111-0], 100
KSV_BYTE_86[7-0], 96	MS_INF_VERS[7-0], 104
KSV_BYTE_87[7-0], 96	MS_INFO_CLR, 43
KSV_BYTE_88[7-0], 96	MS_INFO_MB1, 45
KSV_BYTE_89[7-0], 96	MS_INFO_MB2, 44
KSV_BYTE_9[7-0], 91	MS_INFO_RAW, 42
KSV_BYTE_90[7-0], 96	MS_INFO_ST, 43
KSV_BYTE_91[7-0], 96	MS_PACKET_ID[7-0], 104
KSV_BYTE_92[7-0], 96	MT_MSK_ACR_NOT_DET, 78
KSV_BYTE_93[7-0], 96	MT_MSK_APCKT_ECC_ERR, 78
KSV_BYTE_94[7-0], 96	MT_MSK_APLL_UNLOCK, 77
KSV_BYTE_95[7-0], 96	MT_MSK_AUD_MODE_CHNG, 77
KSV_BYTE_96[7-0], 96	MT_MSK_AVMUTE, 78
KSV_BYTE_97[7-0], 96	MT_MSK_CHMODE_CHNG, 78
KSV_BYTE_98[7-0], 97	MT_MSK_CHNG_PORT, 78
KSV_BYTE_99[7-0], 97	MT_MSK_COMPRS_AUD, 77
KSV_LIST_READY, 90	MT_MSK_FIFO_OVERFLOW, 78
KSV_LIST_READY_CLR_A, 90	MT_MSK_FIFO_UNDERLFOW, 78
KSV_LIST_READY_CLR_B, 90	MT_MSK_FLATLINE_DET, 78
KSV_MAP_SELECT[2-0], 90	MT_MSK_NEW_CTS, 78
KSV_SLAVE_ADDR[6-0], 73	MT_MSK_NEW_N, 78
LINE_WIDTH[12-0], 76	MT_MSK_NOT_HDMIMODE, 78
LLC_DLL_EN, 37	MT_MSK_PARITY_ERR, 77
LLC_DLL_MUX, 37	MT_MSK_VCLK_CHNG, 77
LLC_DLL_PHASE[4-0], 37	MT_MSK_VCLK_DET, 78
MAIN_RESET, 73	MT_MSK_VPLL_UNLOCK, 77
MAN_AUDIO_DL_BYPASS, 76	MUTE_AUDIO, 79
MAN_CP_CSC_EN, 108	MUX_DSD_OUT, 73
MAN_OP_CLK_SEL[2-0], 72	MUX_HBR_OUT, 74

N[19-0], 83 NEW_SPD_INFO_MB2, 56 NEW_ACP_PCKT_CLR, 55 NEW_SPD_INFO_RAW, 54 NEW_ACP_PCKT_MB1, 56 NEW_SPD_INFO_ST, 55 NEW_ACP_PCKT_MB2, 56 NEW_TMDS_FRQ_CLR, 63 NEW_ACP_PCKT_RAW, 53 NEW_TMDS_FRQ_MB1, 64 NEW_ACP_PCKT_ST, 54 NEW_TMDS_FRQ_MB2, 63 NEW_AUDIO_INFO_CLR, 55 NEW_TMDS_FRQ_RAW, 61 NEW AUDIO INFO MB1, 57 NEW TMDS FRQ ST, 62 NEW_AUDIO_INFO_MB2, 56 NEW_VS_INFO_CLR, 55 NEW AUDIO INFO RAW, 54 NEW VS INFO MB1, 56 NEW_AUDIO_INFO_ST, 55 NEW_VS_INFO_MB2, 56 NEW AVI INFO CLR, 55 NEW VS INFO RAW, 54 NEW AVI INFO MB1, 57 NEW VS INFO ST, 54 NEW_AVI_INFO_MB2, 56 NOT_AUTO_UNMUTE, 79 NEW_AVI_INFO_RAW, 54 OP_656_RANGE, 33 NEW_AVI_INFO_ST, 55 OP_CH_SEL[2-0], 34 NEW GAMUT MDATA CLR, 59 OP FORMAT SEL[7-0], 34 NEW_GAMUT_MDATA_MB1, 60 OP_SWAP_CB_CR, 35 NEW_GAMUT_MDATA_MB2, 60 OVERRIDE_DEEP_COLOR_MODE, 81 NEW_GAMUT_MDATA_RAW, 58 OVR_AUTO_MUX_DSD_OUT, 74 NEW_GAMUT_MDATA_ST, 58 OVR_MUX_HBR, 74 NEW_ISRC1_PCKT_CLR, 55 PACKET_ERROR_CLR, 59 NEW_ISRC1_PCKT_MB1, 56 PACKET_ERROR_MB1, 60 NEW_ISRC1_PCKT_MB2, 56 PACKET_ERROR_MB2, 60 NEW ISRC1 PCKT RAW, 53 PACKET ERROR RAW, 57 NEW_ISRC1_PCKT_ST, 54 PACKET_ERROR_ST, 58 NEW ISRC2 PCKT CLR, 55 PADS PDN, 36 NEW_ISRC2_PCKT_MB1, 56 PARITY_ERROR_CLR, 62 NEW_ISRC2_PCKT_MB2, 55 PARITY_ERROR_MB1, 64 PARITY_ERROR_MB2, 63 NEW_ISRC2_PCKT_RAW, 53 NEW_ISRC2_PCKT_ST, 54 PARITY_ERROR_RAW, 61 PARITY_ERROR_ST, 62 NEW_MS_INFO_CLR, 55 NEW_MS_INFO_MB1, 57 PIN_CHECKER_EN, 72 NEW_MS_INFO_MB2, 56 PIN_CHECKER_VAL[7-0], 72 NEW MS INFO RAW, 54 PJ[7-0], 89 NEW_MS_INFO_ST, 54 PORT_B_CHECKSUM[7-0], 90 NEW SAMP RT CLR, 62 POWER DOWN, 35 NEW_SAMP_RT_MB1, 64 PRIM_MODE[3-0], 33 NEW SAMP RT MB2, 63 PWR SAVE MODE, 35 NEW_SAMP_RT_RAW, 61 QZERO_ITC_DIS, 82 NEW_SAMP_RT_ST, 62 QZERO_RGB_FULL, 82 NEW SPD INFO CLR, 55 RD_INFO[15-0], 72 NEW_SPD_INFO_MB1, 57 REPL_AV_CODE, 35

RGB_OUT, 33 STDI_DATA_VALID_ST, 39 RI[15-0], 89 STDI_DVALID_CH1_CLR, 41 RI_EXPIRED_A_CLR, 66 STDI_DVALID_CH1_MB1, 41 RI_EXPIRED_A_MB1, 67 STDI_DVALID_CH1_MB2, 41 RI_EXPIRED_A_MB2, 67 STDI_DVALID_CH1_RAW, 41 STDI_DVALID_CH1_ST, 41 RI_EXPIRED_A_RAW, 65 RI_EXPIRED_A_ST, 65 STORE_UNMASKED_IRQS, 38 SWAP SPLIT AV, 112 RI EXPIRED B CLR, 66 RI_EXPIRED_B_MB1, 67 TEN_TO_EIGHT_CONV, 105 RI EXPIRED B MB2, 67 TERM AUTO, 74 RI_EXPIRED_B_RAW, 65 TMDS_CLK_A_CLR, 50 TMDS CLK A MB1, 51 RI EXPIRED B ST, 65 SAMPLE ALSB, 37 TMDS CLK A MB2, 51 SHA_A[31-0], 89 TMDS_CLK_A_RAW, 49 SHA_B[31-0], 89 TMDS_CLK_A_ST, 49 SPA_LOCATION[7-0], 90 TMDS_CLK_B_CLR, 50 SPA LOCATION MSB, 90 TMDS CLK B MB1, 52 SPA_PORT_B[15-0], 90 TMDS_CLK_B_MB2, 51 SPA_STORAGE_MODE, 90 TMDS_CLK_B_RAW, 49 SPD_INF_CKS_ERR_CLR, 66 TMDS_CLK_B_ST, 49 SPD_INF_CKS_ERR_MB1, 67 TMDS_PLL_LOCKED, 75 SPD_INF_CKS_ERR_MB2, 66 TMDSFREQ[8-0], 82 SPD_INF_CKS_ERR_RAW, 64 TMDSFREQ_FRAC[6-0], 82 TMDSPLL_LCK_A_CLR, 50 SPD_INF_CKS_ERR_ST, 65 SPD_INF_LEN[7-0], 103 TMDSPLL LCK A MB1, 51 SPD_INF_PB[223-0], 100 TMDSPLL_LCK_A_MB2, 51 SPD_INF_VERS[7-0], 103 TMDSPLL_LCK_A_RAW, 49 SPD_INFO_CLR, 43 TMDSPLL_LCK_A_ST, 49 SPD INFO MB1, 45 TMDSPLL_LCK_B_CLR, 50 TMDSPLL LCK B MB1, 51 SPD INFO MB2, 44 SPD_INFO_RAW, 42 TMDSPLL_LCK_B_MB2, 51 SPD_INFO_ST, 43 TMDSPLL_LCK_B_RAW, 49 SPD_PACKET_ID[7-0], 103 TMDSPLL_LCK_B_ST, 49 START_FE[3-0], 109 TOTAL_LINE_WIDTH[13-0], 80 START FO[3-0], 109 TRI AUDIO, 36 START_HS[9-0], 108 TRI_LLC, 37 START VS[3-0], 109 TRI PIX, 37 START_VS_EVEN[3-0], 110 TRI_SYNCS, 36 STDI DATA VALID CLR, 39 UP CONVERSION MODE, 80 STDI_DATA_VALID_EDGE_SEL, 38 V_FREQ[2-0], 33 V LOCKED_CLR, 50 STDI_DATA_VALID_MB1, 40 V_LOCKED_MB1, 52 STDI_DATA_VALID_MB2, 39 STDI_DATA_VALID_RAW, 39 V_LOCKED_MB2, 51

V_LOCKED_RAW, 49 V_LOCKED_ST, 50 VCLK_CHNG_CLR, 62 VCLK_CHNG_MB1, 64 VCLK_CHNG_MB2, 63 VCLK_CHNG_RAW, 61 VCLK_CHNG_ST, 61

VERT FILTER LOCKED, 75

VID_ADJ_EN, 106 VID_STD[5-0], 33 VIDEO_3D_CLR, 50 VIDEO_3D_MB1, 52 VIDEO_3D_MB2, 51 VIDEO_3D_RAW, 49 VIDEO_3D_ST, 50 VS_INF_CKS_ERR_CLR, 68

VS_INF_CKS_ERR_MB1, 69

VS_INF_CKS_ERR_MB2, 68 VS_INF_CKS_ERR_RAW, 68 VS_INF_CKS_ERR_ST, 68 VS_INF_LEN[7-0], 104 VS_INF_PB[223-0], 101 VS_INF_VERS[7-0], 104 VS_INFO_CLR, 43 VS INFO MB1, 45 VS_INFO_MB2, 44 VS_INFO_RAW, 42

VS_INFO_ST, 42 VS_OUT_SEL, 35

VS_PACKET_ID[7-0], 104 WAIT_UNMUTE[2-0], 79 XTAL_FREQ_SEL[1-0], 34

XTAL_PDN, 35

REVISION HISTORY

08/13 - Revision 0 : Initial Version

05/10 – Revision Pr0 : Initial Preliminary Version

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

© 2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com