
Appelining and Real-world ISAs
Tuo topics today: (1) Pipelining, (2) Real-world ISAs
ipelining
lotivating example: laundy
impose that your laundry process has 3 stages:
wash - 30 milutes dry - 50 milutes fold - 10 milutes.
otal time for one load = 30+50+10 = 90 minutes.
otal fine for two loads is not 2×90=180 minutes.
re can "pipelire" the process, i'en as a fineline:
0 30 80 90
117.

total time required is 100 minutes.

Can also view this using a pipeline metaphor:



any given stage can host only one load of laundry at a time.

Exercise: fill in the table:


	number of loads	time required
1		90
	2	140
	100	
	N	
L		

Extension: Suppose we now have two dyers. How does this charge the regults?

(details as exercise)

Larler is bottleveek, total fine for N loads is 30N+60.

Processors du the same e-g- and have a	- thing. Int note the Pentium?  had 24 pipeline  stages!	4
stage	description	
S1 S2 S3 S4	fetch instruction  devode instruction  fetch operand  execute  overyda  overyda	2_
How wavy cycles do	we reed for the following program?	
LOAD X SUBT Y ADD W STORE Z	a exercise	
tireline view:	1 2 3 4 5 6 7	
load X subt Y add W store Z	SI SZ S3 S4	
	_ cycles ~ fil in	



How way cycles would be required for N instructions? In the best case, we expect N+3 cycles but various problems can prevent us achieving this.

Nemark: A non-pipelined CPU typically takes N cycles for N instructions.

The above CH-stage pipeline requires N+3 cycles for N instructions.

15 the pipelined CPU therefore slower?

Answer: No, because each stage is simpler so the pipelihed CPU can have a much greater clock speed than the non-pipelihed one.

Now back to problems that prevent optimal pipeline utilization:

## Problem! Data dependencies conse cletarys eg. some pipeline as above, executing the following program: ADD RI X Y SUBT RZ RI Z CY cle | Z 3 4 5 6 ADO: SI SZ S3 54 SUBT: SI SZ S3 54 can't fetch here. Operand is

So this example requires an extra cycle.

lesson: If input of ove instruction depends on artent of an earlier one, we might not be able to fully utilize the pipeline

still being computed.

Problem 2: Jumps cause delays

Example program:

0: Load X

1: Jump 6

2: Store Y

3: Halt

4: Halt

5: Halt

6: Store Z

7: Halt

, all this work is wasted

Cycle	1	2	3	4	5	6	7	8	9	10
0:	S1	S2	S3	S4						
1:		S1	S2	S3	S4					
2:			S1	S2	S3					
3:				S1	S2					
4:					S1					
6:						S1	S2	S3	S4	
7:							S1	S2	S3	S4

i'e-required 10 yeles to execute a influctions.

Legions:

- branch instructions course pour pipeline utilization
- conditional branches are even more problematic
- modern processors do barel prediction or

simultaneously execute both bander and start processing it /

> speculative excelleton to reduce this effect

## Neal-world examples of ISAS

Historically, the two major design philosophies were

- · RISC ("reduced instruction set computer")
   small number of simple instructions that execute quickly
- · CISC ("complex instruction set computer")
   large number of complex instructions

Modern processors are typically hybrids of RISC and CISC, so the distinction has lost some of its importance.

(Historically, lutel was CISC; MIPS and ARM we RISC)

See the textbook for additional details on Intel and MIPS architectures.

The Java ViAval Machine provides another interesting example of an instruction set.

See the resources page for a minibal that investigates Java bytecode instructions.