Note Tit	Pipelining and Real-world ISAs
	Tuo topics today: (1) Pipelining, (2) Neal-world ISAS
	Pipelining
	Motivating example: laundy
	Suppose that your laurdy process has 3 stages:
	wash - 30 mbutes
	dry - 50 mhrtes fold - 10 mhrtes.
	total time for one load = 30+50+10 = 90 minutes.
	total fine for two loads is not 2×90=180 mhutes.
	We can "pipeline" the process. View as a fineline:
	$\frac{1}{1}$
	5 30 80 90
	$\frac{W^2}{ }$
	30 60 80 130 140
	total time required is 100 minutes.
	Total time reguler 15 100 minutes.

Can also view this using a	pipeline metaphor:
J	
MACI-	DRY (GOLD)
WASIA	DRY FOLD
. 1	
any given staye can	host only one load of
laurdy at a fine	
U	
Exercise: fill in the tas	le:
while of locals	time conviced
number of loads	time required
	140
[00	
\sim	
Extension: Supple the Now	have the drier. How
Extension: Suppose we now does this charge	2 H 2 20 H 2
200-3 (MS OVAVY)	E (LE 1947)
(101 5).	
(details as exercise)	
<u> </u>	
titel dyer is no	lorger sofflered.
Larler is bottlereek, total	I fine for N loads
is 30N+60.	

Pocessors du the same thing. That note the Pentium 4 had 24 priperine stages!
e-g- ould have a 4-stage pipeline:
stage description
SI fetch instruction
S2 devode instruction check takes
S4 execute
How wary cycles do ne need for the following program?
LOAO X
CI. AT V
ADD W STORE Z / amplete table
STORE Z
tiveline yew:
yck: 1 2 3 4 5 6 7
10000 X SI SZ S3 S4
subt Y
add W
store Z
toles cucles
i'e. tales cycles
fil iv

		flow of	intruction	<i>~</i> S →
	51	52	53	Sy
Pipeline view:	() store 7	c) add W	sult y) lood X

How way cycles would be required for N instructions? In the best case, we expect N+3 cycles but various problems can prevent us achieving this.

Plemark: A non-pipelinal CPU typically takes N cycles
for N instructions.

The above ce-stage pipeline requires N+3
cycles for N instructions.

Is the pipelinal CPU therefore slower?

Answe: No, because each stage is simpler
so the pipelinal CPU can have a much

greater clock speed than the

non-pipelined one.

Now back to problems that prevent optimal pipeline utilization:

	Postar 1 Dorta dependencies conse delays
	eg. some pipeline as alone, executing the following program:
	ADD UXY
	SUBT RZ RIZ
	cycle 1 2 3 4 5 6
	A00: SI 52 S3 S4
	A00: SI SZ S3 S4 SUBT: SI SZ Q S3 S4
_	
	can't fold here. Operand is
	still bedy computed.
	CHE and continue on the child
	So this example requires an extra cycle.
	Lesson: If ihput of ove instruction depends on artent
	of an endier one we would not be alle to fill
	of an earlier one, we might not be able to fully utilize the pipeline

Poblem 2: Jungs cause delays
Example program; 0: Load X
1: Jump 6
2: Store Y
3! Halt
4: Halt
5: Halt
6: Store Z
7: Hatt
· · · · · · · · · · · · · · · · · · ·
cycle 1 2 3 4 5 6 7 8 9 10
0; SI SZ S3 SV
() SI SI S3 S4 4 And 100 (kg
2) (SI SZ S3; E all swafted
3! SI SZ,
u;
6: SI SZ S3 S4
7: SI SZ S3 S4
i'e-required 10 years to execute a inflanctions.
Legions: - branch instructions course pour pipeline utilization
- conditional branches are even more problematic
- modern processors do branch production or
I speculative excelletion to reduce this effect
The start worth will be and
and ason loss the saveles (and start processing it
and asendon the word one once its

Meal-world examples of ISAS Historically, the two major design philosophies were · RISC ("reduced instruction set computer") - small number of simple instructions that execute quickly · CISC ("complex instruction set computer") - large number of complex instructions Modern processors are typically hydrids of RISC and CISC, so the distinction has lost some of its importance. (Historically, Intel was CISC; MIPS and ARM were RISC) See the textbook for additional details on Intel and MIPS architectures. The Java ViAval Machine provides another interesting example of an instruction set. See the resources page for a minital that investigates Java bytecode instructions.