Instruction set design	
Topics: (1) Endianness (2) Number of operands (3) Expanding operands (4) Addressing modes most significent lyte	
Findianners least significant syte	
Suppose we want to store the 32-sit hexadecimal visits 56 on a byte addressasso machine. There are two sensible ways of doing the	alve
address: 55 56 57 58 59 60 E big event	
address: 55 56 57 58 59 60 — (Ittle e	
Some computers do it one way; some the other.	e first
e-g. lutel chips: little-endian; Motorola and Sun chips: le MIPS chips: can boot into either netuola transmissions: big-endian	sig-evolia
Hence we often need to reverse the order of lytes an (unsigned) integer e.g. to send data over the ve	in two/k
from a little-endian machine. For example, 1A32 includes the BSWAP instruction (refer to spec, link is on rejources page)	

	Activity: download, confile r un evolian-c.				
	Me this to determine the endianners of				
	Use this to determine the endvancers of the lab machines and for your own laptop.				
	Derno: Use wireshork to see some and dest				
	values in an 1P packet				
	valves in an 1P packet (in network order - ie. big endian - of course)				
\wedge					
2	Number of operands				
	Whom designing an instruction set,				
	When designing an instruction set, there's a tradeoff between				
	long instructions with many operands with few operands reduces				
	reduces				
	de call:				
	recall: program time = instructions x cycles x seconds				
	prog instruction cycle				
	See textbook example 5.6, p 278 (2nd ed: example 5.1, p 250				
	There we see a particular computation (== xy + wu)				
	that requires				
	3 instructions with 3 operands				
	6 - 1- 2 operands				
	1 _u_ loperand				

Exercise: How many instructions are required to compute Z = (X+Y) * (X+Y+W)?

When using 1-, 2-, or 3-operand instructions?

(3) Expanding opcodes

we can combine the advantages of differing numbers of operands by using expanding opcodes, in which certain prefixes imply longer opcodes:

Very simple example of expanding opcodes, and various addressing modes

6-bit instruction, 2-bit addresses, 2-bit word size, one accumulator

Machine language		ne language	mnemonic	meaning	
	00 A1	A2	ADD A1 A2	AC = M[A1] + M[A2]	
	01 A1	A2	SUB A1 A2	AC = M[A1]-M[A2]	
	10 A1	V	STOREIM A1 V	M[A1] = V	
	11 00	A1	LOAD A1	AC = M[A1]	
	11 01	A1	STORE A1	M[A1] = AC	
	11 10	A1	LOADI A1	AC = M[M[A1]]	
	11 11	00	SKIPZERO	Skip if AC==0	
	11 11	01	SKIPNEG	Skip if AC<0	
	11 11	10	CLEAR	AC=0	
	11 11	11	HALT	Halt	

	demo:	~ 11 + Ba	Liba OF			
	see 1A32 spec vd 2 §2.1.2 - observe that first byte OF implies 2-byte opcode					
	activity:					
	design an expanding opcode for 9-bit instructions,					
	derign an expanding opcode for 9-bit instructions, with 3-bit addresses, contains 7 2-operand codes, 7 1-operand codes, and 8 0-operand codes.					
	7 1-operand codes, and 8	O-operand co	des.			
4	Addressing modes Instructions typically are one of 4 different addressing modes:					
	fititions examples - don't exist.h MARIE					
	description	Bramle	pserdoade			
١.	immediate - operand is the parameter	LOADIM 5	AC= S			
2.	direct - operand is the address of the parameter	LOAD 5	AC=M(S)			
3.	ivalirent - operand is the address of the address of the parameter	LOAOI 5	AC=M[m[s]			

4. indexed - address of the parameter is
the operand plus the value
in a base or index
register

Lictitions "Base register"

LOADIND 5

AC=M(S+BR)