



FPGA Computing Board
DDR4_DIMM_VDDQ 6A Regulator


<Doc>
Wednesday, November 14, 2018 | Sheet 4

A3


Rev 01









PS I2C Level Shifter (I2C0)




PL I2C Level Shifter (disabled if VCC3V3 is off)











Drawing Title: FPGA Computing Board						
Page Title: I2C0 MUXes Expanders Level Shifters						
Size A3	Document Number <doc></doc>					Rev 01
Date:	Wednesday, November 14, 2018	Sheet	8	of	77	




























PLACE NEAR U98 FPGA















































FPGA Computing Board
tte:
Camera&Radar 12V Power Connectors Switch


<Doc>
Wednesday, November 14, 2018 | Sheet 30


Size A3





















FPGA Computing Board


<Doc> Date: Wednesday, November 14, 2018 Sheet 38 of Rev 01


PS QSPI


Page Title:


Size A3













1.13V @ 1A satisfies voltage and total current requirements for TI ENET PHY, as well as HDMI TX and RX transcievers

	QDSGV	,				
Drawin	FPGA Computi	ing Bo	ard	l		
Page T	itle: UTIL_1V13 1A Reg	ulator				
Size	Document Number					Rev
A3	<doc></doc>					01
Date:	Wednesday, November 14, 2018	Sheet	43	of	77	



	QDSGV	•				
Drawing	FPGA Computi	ng Bo	ard	ı		
Page T	itle: UTIL_1V8 1A Reg	ulator				
Size A3	Document Number <doc></doc>					Rev 01
Date:	Wednesday, November 14, 2018	Sheet	44	of	77	




QDSGV

<Doc>
Wednesday, November 14, 2018 | Sheet 45

A3

FPGA Computing Board
UTIL_3V3 20A Regulator

Rev 01





UTIL_5V0 6A Regulator


<Doc>
Wednesday, November 14, 2018 | Sheet 46


A3


Rev 01






















Wednesday, November 14, 2018 Sheet 53





Size A3


<Doc>
Wednesday, November 14, 2018 | Sheet 54


Rev 01




















VCCAUX

VCCAUX_U14 VCCAUX_T14


U98-29

BANK VCCAUX

XCZU9EG-1FFVB1156I

XCZU9FFVB1156





U98-27

U98-28

XCZU9EG-1FFVB1156I

XCZU9EG-1FFVB1156I

BANK MGTVCCAUX_R

MGTVCCAUX_R_H7
MGTVCCAUX_R_F8

MGTVCCAUX

MGTVCCAUX


M27


MGTVCCAUX_L_M27
MGTVCCAUX_L_K28


XCZU9FFVB1156


BANK MGTVCCAUX_L


XCZU9FFVB1156



































XCZU9EG-1FFVB1156I

U98-15		
BANK 229		
XCZU9FFVB1156		
MCZU9FFVB1156 MGTHTXP0, 229, K6 MGTHTXN0, 229, K5 MGTHRXP0, 229, K2 MGTHRXP0, 229, K1 MGTHTXN1, 229, K1 MGTHTXP1, 229, K1 MGTHTXP2, 229, C4 MGTHTXP2, 229, C4 MGTHTXP2, 229, K1 MGTHTXP2, 229, K1 MGTHTXP3, Z29,	F6 SFP7_IX_P F5 SFP7_RX_P F1 SFP7_RX_P F1 SFP7_RX_P F1 SFP7_RX_P F1 SFP7_RX_P G6 USER_MGT_SIS70_CLOCK3_C_P G7 USER_MGT_SIS70_CLOCK3_C_N C643 0.01UF C643 0.01UF	SFP4_TX_P SFP4_TX_N SFP4_RX_P SFP4_RX_N SFP5_TX_P SFP5_TX_P SFP5_RX_N SFP5_RX_N SFP6_RX_N SFP6_RX_N SFP6_RX_N SFP6_RX_N SFP6_RX_N SFP7_RX_N SFP7_RX_N USER_MGT_SI570_CLOCK3_P USER_MGT_SI570_CLOCK3_N SFP_SIS28_OUT2_C_P SFP_SFP_SES28_OUT2_C_P SFP_SFP_SES28_OUT2_C_P
		00.0020_0012_0_N
XCZU9FG-1FFVB1156I		




CLK_74_25_P R842 100 1% CLK_74_25_N





CLK_125_P R843 100 1% CLK_125_N



R1067

PL_I2C2_SDA_LS PL_I2C2_SCL_LS PL_I2C9_SDA_LS

2K 1% 2K 1% 2K 1% 2K 1%

R1066

Drawing Title

Page Title:

A3

Date:

C2_I2C_SDA C2_I2C_SCL C1_I2C_SDA C1_I2C_SCL


FPGA Computing Board


Rev 01


Zynq Banks 49&50

Wednesday, November 14, 2018 Sheet 69 of


<Doc>










	QDSGV	,				
Drawin	FPGA Comput	ing Bo	oard			
Page T	Title: Zynq_Banks_505-0	GTR				
Size A3	Document Number <doc></doc>					Re 01
Date:	Wednesday November 14, 2018	Sheet	72	of	77	





Layout: Place resistor and capacitor for VREF Underneath the FPGA via array right next to the















	QDSGV									
Ī	Drawing Title: FPGA Computing Board									
ŀ	Page 1		5	- CI. C						
		Zynq Decoupling 1								
Ī	Size A3	Document Number < Doc>					Rev 01			
	AS	<d0c></d0c>					UI			
_[Date:	Wednesday, November 14, 2018	Sheet	75	of	77				



Zynq Decoupling 2

Wednesday, November 14, 2018 Sheet 76

Rev 01

Size A3

