



MCU POWER







File

MCU Power

Size Document Number Aper Aper
C Aper
Date: Monday, August 09, 2021 Sheet 3 of 12



MCU BOOT



FUSE MAP

	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
TYPE	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI1 - Serial NOR	Infinit-Loop: (Debug USE only) 0 - Disable 1- Enable	FLASH_TYPE 000-Device supports 3 B read by default 001-Device supports 4 B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MMKC Octal DDR			0	0	0	0	HOLD 00 - 5 01 - 1 10 - 3 11 - 1	ms ms	EncryptedXIP 0 - Disabled 1- Enabled	Reserved
SD	Infinit-Loop: (Debug USE only) 0 - Disable 1- Enable	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	SD1 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V	0	1	SD/SDXC 00 - Norm 01 - High, 10 - SDR5 11 - SDR1	Speed: nal/SDR12 /SDR25 10	Cycle Enable: '0' - No power	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct	Port Select: 0 - eSDHC1 1 - eSDHC2	Fast Boot: 0 - Regular 1 - Fast Boot

Title MCU Boot


Size Document Number Rer - Rer -


SDRAM 32MB














SD CARD

SD CARD POWER SWITCH







USB




USB POWER






FLASH

1V8 QSPI Flash






CONNECTORS



LCD_Interface






Mating Connectors:

HIROSE DF17(2.0)-40DP-0.5V(57) Digikey PN: H11130TR-ND Board -> Board Stacking Height == 5 mm

HIROSE DF17(4.0)·40DP·0.5V(57) Digikey PN: H11144TR·ND Board ·> Board Stacking Height == 7mm



USB/CSI/ENET_Interface



ALT PINS

GPIO_EMC[00:07]

Signal	Default	ALT0	ALT1	ALT2	ALT3	ALT4
SEMC_D0	ALT5	SEMC_D0	PWM4_0_A	SPI2_SCLK	XBAR_02	FLEXIO_00
SEMC_D1	ALT5	SEMC_D1	PWM4_0_B	SPI2_CS0	XBAR_03	FLEXIO_01
SEMC_D2	ALT5	SEMC_D2		SPI2_SDO	XBAR_04	FLEXIO_02
SEMC_D3	ALT5	SEMC_D3	PWM4_1_B	SPI2_SDI	XBAR_05	FLEXIO_03
SEMC_D4	ALT5	SEMC_D4	PWM4_2_A	SAI2_TX_DATA	XBAR_06	FLEXIO_04
SEMC_D5	ALT5	SEMC_D5	PWM4_2_B	SAI2_TX_SYNC	XBAR_07	FLEXIO_05
SEMC_D6	ALT5	SEMC_D6	PWM2_0_A	SAI2_TX_BCLK	XBAR_08	FLEXIO 06
SEMC_D7	ALT5	SEMC_D7	PWM2_0_B	SAI2_MCLK	XBAR_09	FLEXIO 07

GPIO_EMC[30:37]

Signal	Default	ALTO	ALT1	ALT2	ALT3	ALT4
SEMC_D8	ALT5	SEMC_D08	PWM3_B0	UART6_CTS_B	SPI1_CS0	CSI_DATA23
SEMC_D9	ALT5	SEMC_D09	PWM3_A1	UART7_TXD	SPI1_CS1	CSI_DATA22
SEMC_D10	ALT5	SEMC_D10	PWM3_B1	UART7_RXD	PMIC_RDY	CSI_DATA21
SEMC_D11	ALT5	SEMC_D11	PWM3_A2	SDHC1_RST_B	SAI3_RX_DAT	CSI_DATA20
SEMC_D12	ALT5	SEMC_D12	PWM3_B2	SDHC1_VSEL	SAI3_RX_SYNC	CSI_DATA19
SEMC_D13	ALT5	SEMC_D13	XBAR1_18	GPT1_CMP1	SAI3_RX_BCLK	CSI_DATA18
SEMC_D14	ALT5	SEMC_D14	XBAR1_22	GPT1_CMP2	SAI3_TX_DATA	CSI DATA17
SEMC_D15	ALT5	SEMC_D15	XBAR1_23	GPT1_CMP3	SAI3_MCLK	CSI DATA16

LAYOUT GUIDELINES

Routing guidlines for MIPI & LVDS

- 1)All differential routes are required to have the same length between the positive (true) and the negative (complimentary) routes. Spacing between the positive (true) and the negative (complimentary) shall be 2 times trace width.
- 2) Target differential impedance shall be 100 Ohms
- 3) Trace length matching to be within 1.0 mm (40 mil) across the entire bus.
- 4) Use small humps for skew corrections
- 5)Place signal vias close together and remove copper in between vias.

 Traces to be fully shielded with GND stitching terminating at both trace end points
- 6)Board trace impedance results must be within ± 10 percent of target and Power plane impedance to be within ± 10 percent of target at operating frequency

MIPI &LVDS Simulation Requirement

- 1)MIPI Differential Mode insertion Loss shall be > -1.6dB at 750 MHz
- 2)MIPI Differential Mode Return Loss shall be < -15dB at 750 MHz
- 3) MIPI Common Mode Return Loss shall be < -15dB at 750 MHz
- 4)LVDS differential mode return loss shall be < -16.5db at 600 MHz
- 5)LVDS common mode return loss shall be < -16.5 db at 600 MHz
- 6) LVDS insertion loss shall be > -1.7db at 600 MHz
- 7)LVDS Cross coupling shall be < -22 dB for victim IO at 600MHz
- 8)Power plane impedance to be within +/- 10 percent of target at operating frequency