## VHDL code for digital clock on FPGA

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric_std.all;
entity digital clock is
port (
clk: in std logic;
-- clock 50 MHz
rst n: in std logic;
 -- Active low reset pulse, to set the time to the input hour
and minute (as
 -- defined by the H in1, H in0, M in1, and M in0 inputs) and
the second to 00.
-- For normal operation, this input pin should be 1.
H in1: in std logic vector(1 downto 0);
-- 2-bit input used to set the most significant hour digit of
the clock
-- Valid values are 0 to 2.
H in0: in std logic vector(3 downto 0);
-- 4-bit input used to set the least significant hour digit of
the clock
-- Valid values are 0 to 9.
M_in1: in std_logic_vector(3 downto 0);
 -- 4-bit input used to set the most significant minute digit of
the clock
 -- Valid values are 0 to 9.
M in0: in std logic vector(3 downto 0);
```

```
-- 4-bit input used to set the least significant minute digit
of the clock
-- Valid values are 0 to 9.
H out1: out std_logic_vector(6 downto 0);
-- The most significant digit of the hour. Valid values are 0
to 2 ( Hexadecimal value on 7-segment LED)
H out0: out std logic vector(6 downto 0);
-- The most significant digit of the hour. Valid values are 0
to 9 ( Hexadecimal value on 7-segment LED)
M out1: out std logic vector(6 downto 0);
 -- The most significant digit of the minute. Valid values are 0
to 9 ( Hexadecimal value on 7-segment LED)
M_out0: out std_logic_vector(6 downto 0)
 -- The most significant digit of the minute. Valid values are 0
to 9 ( Hexadecimal value on 7-segment LED)
 );
end digital clock;
architecture Behavioral of digital_clock is
component bin2hex
port (
Bin: in std_logic_vector(3 downto 0);
Hout: out std_logic_vector(6 downto 0)
 );
end component;
component clk div
port (
clk 50: in std logic;
clk_1s: out std_logic
```

```
);
end component;
signal clk 1s: std_logic; -- 1-s clock
signal counter hour, counter minute, counter second: integer;
-- counter using for create time
signal H out1 bin: std logic vector(3 downto 0); -- The most
significant digit of the hour
signal H out0 bin: std logic vector(3 downto 0); -- The least
significant digit of the hour
signal M out1 bin: std_logic_vector(3 downto 0); -- The most
significant digit of the minute
signal M out0 bin: std logic vector(3 downto 0); -- The least
significant digit of the minute
begin
-- create 1-s clock --|
create 1s clock: clk div port map (clk 50 => clk, clk 1s =>
clk 1s);
-- clock operation ---
process(clk 1s,rst n) begin
  if(rst n = '0') then
 counter hour <= to integer(unsigned(H in1))*10 +</pre>
to integer(unsigned(H in0));
counter minute <= to integer(unsigned(M in1))*10 +</pre>
to integer(unsigned(M in0));
 counter second <= 0;</pre>
 elsif(rising edge(clk 1s)) then
```

```
counter second <= counter second + 1;</pre>
 if(counter second >=59) then -- second > 59 then minute
increases
counter minute <= counter minute + 1;</pre>
counter second <= 0;</pre>
 if(counter minute >=59) then -- minute > 59 then hour increases
 counter minute <= 0;
counter hour <= counter hour + 1;</pre>
 if(counter hour >= 24) then -- hour > 24 then set hour to 0
counter hour <= 0;</pre>
end if;
end if;
end if;
end if;
end process;
_____
-- Conversion time ---|
_____
-- H out1 binary value
H out1 bin <= x"2" when counter hour >=20 else
x"1" when counter hour >=10 else
x"0";
-- 7-Segment LED display of H_out1
convert hex H out1: bin2hex port map (Bin => H out1 bin, Hout =>
H out1);
-- H out0 binary value
H_out0_bin <= std_logic_vector(to_unsigned((counter_hour -</pre>
to_integer(unsigned(H_out1_bin))*10),4));
```

```
-- 7-Segment LED display of H out0
convert hex H out0: bin2hex port map (Bin => H out0 bin, Hout =>
H out0);
-- M out1 binary value
M out1 bin <= x"5" when counter minute >=50 else
x"4" when counter minute >=40 else
x"3" when counter minute >=30 else
x"2" when counter minute >=20 else
x"1" when counter minute >=10 else
x"0";
-- 7-Segment LED display of M out1
convert hex M out1: bin2hex port map (Bin => M out1 bin, Hout =>
M out1);
-- M out0 binary value
M out0 bin <= std_logic_vector(to unsigned((counter minute -</pre>
to integer(unsigned(M out1 bin))*10),4));
-- 7-Segment LED display of M out0
convert hex M out0: bin2hex port map (Bin => M out0 bin, Hout =>
M out0);
end Behavioral;
-- VHDL code for digital clock
-- BCD to HEX For 7-segment LEDs display
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity bin2hex is
port (
Bin: in std_logic_vector(3 downto 0);
```

```
Hout: out std_logic_vector(6 downto 0)
);
end bin2hex;
architecture Behavioral of bin2hex is
begin
process(Bin)
begin
  case(Bin) is
  when "0000" => Hout <= "1000000"; --0--
  when "0001" => Hout <= "1111001"; --1--</pre>
  when "0010" => Hout <= "0100100"; --2--
  when "0011" =>
                   Hout <= "0110000"; --3--
                   Hout <= "0011001"; --4--
  when "0100" =>
  when "0101" => Hout <= "0010010"; --5--
  when "0110" =>
                   Hout <= "0000010"; --6--
  when "0111" =>
                   Hout <= "1111000"; --7--
  when "1000" =>
                   Hout <= "0000000"; --8--
  when "1001" =>
                   Hout <= "0010000"; --9--
  when "1010" =>
                   Hout <= "0001000"; --a--
  when "1011" =>
                   Hout <= "0000011"; --b--
  when "1100" =>
                   Hout <= "1000110"; --c--
  when "1101" =>
                   Hout <= "0100001"; --d--
  when "1110" => Hout <= "0000110"; --e--
  when others => Hout <= "0001110";</pre>
  end case;
 end process;
end Behavioral;
-- VHDL project: VHDL code for digital clock
```

```
-- Clock divider module to get 1 second clock
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
entity clk div is
port (
  clk 50: in std logic;
  clk 1s: out std_logic
  );
end clk div;
architecture Behavioral of clk_div is
signal counter: std_logic_vector(27 downto 0):=(others =>'0');
begin
process(clk 50)
begin
  if(rising edge(clk 50)) then
  counter <= counter + x"0000001";
   if(counter>=x"2FAF080") then -- for running on FPGA --
comment when running simulation
   --if(counter slow>=x"0000001") then -- for running simulation
-- comment when running on FPGA
   counter <= x"0000000";
  end if;
  end if;
end process;
clk 1s <= '0' when counter < x"17D7840" else '1';
end Behavioral;
```

Testbench VHDL code for digital clock:

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
-- VHDL project: VHDL code for digital clock
ENTITY tb digital clock IS
END tb digital clock;
ARCHITECTURE behavior OF tb_digital_clock IS
 -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT digital clock
   PORT (
         clk : IN std logic;
         rst n : IN std_logic;
         H_in1 : IN std_logic_vector(1 downto 0);
         H in0 : IN std logic vector(3 downto 0);
        M in1 : IN std logic vector(3 downto 0);
        M in0 : IN std_logic_vector(3 downto 0);
         H out1 : OUT std_logic_vector(6 downto 0);
         H_out0 : OUT std_logic_vector(6 downto 0);
        M out1 : OUT std_logic_vector(6 downto 0);
        M out0 : OUT std_logic_vector(6 downto 0)
        );
   END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal rst n : std logic := '0';
```

```
signal H in1 : std_logic_vector(1 downto 0) := (others =>
'0');
   signal H_in0 : std_logic_vector(3 downto 0) := (others =>
'0');
   signal M in1 : std_logic_vector(3 downto 0) := (others =>
'0');
   signal M in0 : std logic vector(3 downto 0) := (others =>
'0');
  --Outputs
   signal H out1 : std_logic_vector(6 downto 0);
   signal H out0 : std_logic_vector(6 downto 0);
   signal M_out1 : std_logic_vector(6 downto 0);
   signal M out0 : std_logic_vector(6 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ps;
BEGIN
 -- Instantiate the Unit Under Test (UUT)
   uut: digital clock PORT MAP (
          clk => clk,
          rst n => rst n,
          H_in1 => H_in1,
          H in0 => H in0,
          M in1 => M in1,
          M in0 => M in0,
          H_out1 => H_out1,
          H out0 => H out0,
```

```
M_out1 => M_out1,
          M_out0 => M_out0
        );
   -- Clock process definitions
   clk process :process
   begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
   end process;
   -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
rst n <= '0';
H_in1 <= "01";
H_in0 <= x<mark>"0"</mark>;
M in1 \le x"2";
M in0 <= x"0";
      wait for 100 ns;
rst_n <= '1';
      wait for clk_period*10;
-- insert stimulus here
      wait;
   end process;
```

## Simulation results for the digital clock in VHDL:

