


Pre-lab Part 1.



This can be accomplished by one NAND gate and one Not gate.

clk	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1

$$\rightarrow S=0 \quad R=1$$

$$\rightarrow S=1 \quad R=0$$

4. we know from SR latches that, SR latches have outputs that are different only when S and R are complement to each other. Therefore, D-latches are born to arbitrarily make SR inputs to be different.

Furthermore, when clk is first set to 0 both S and R will be 1. Then, after both outputs enter NAND gates for each, the result of NAND gates will be 0. After that, the outputs will be set to zero after the first clock edge.

Once the wires are set to 0 $\rightarrow Q(0)$ and $Qb(0)$ are fixed regardless of the value of D.

Therefore, not the first to be tested.