

# Digital System Design

#### **N16 ADFP Synthesis Guidelines**

Lecturer: Jackson

Advisor: Prof. An-Yeu Wu

Date: 2025.04.17




#### **Outline**

- Workstation Connection
- Synthesis with N16 ADFP



#### <u>VPN</u>

- Download Ivanti Secure Access Client and set up the connection to NTU VPN Server
- Follow the steps of NTU SSL VPN Services





#### <u>VPN</u>

Make sure you connect to NTU VPN while using ADFP workstation, even if you are under the NTU network





#### Remote Desktop Connection

- Open browser and connect to 140.112.33.156
- Don't change the password









#### Remote Desktop Connection

Type "cb" to source the license


```
dsd028@dsd-10:~
File Edit View Search Terminal Help
= Available Options:
= 1. Type [fc] for Full-Custom jobs
= 2. Type [cb] for Cell-Based jobs
[dsd028@dsd-10 ~]$ cb
set INNOVUS version: INNOVUS 20.15.000/ (default)
set ICADVM version: ICADVM 18.10.130/ (default)
set PEGASUS version: PEGASUS 21.20.000/ (default)
set QUANTUS version: QUANTUS 21.11.000/ (default)
set SSV version: SSV 21.12.000/ (default)
set SPECTRE version: SPECTRE 19.10.322/ (default)
set synthesis version: 2022.12-sp6/ (default)
set verdi version: 2022.06/ (default)
set vcs version: 2022.06 (default)
set lc version: 2022.12-sp6/ (default)
set primetime version: 2019.03-sp5-1/ (default)
set icc2 version: 2022.12-sp6/ (default)
set icvalidator version: 2021.06-sp2/ (default)
set star-rcxt version: 2019.12-sp5-3/ (default)
set spyglass version: 2022.06/ (default)
[dsd028@dsd-10 ~]$
```





# **ADFP Library**

ADFP library: /share1/tech/ADFP







#### **Upload Files to Workstation**

Download and install FileZilla







#### **Setup the Site Manager**

Select File > site manager

Z ADF	P acvsd01	1 - sftp://a	cvsd011@	140.112.33.	156:2222
檔案(F)	編輯(E)	檢視(V)	傳輸(T)	伺服器(S)	書籤(B)
站	台管理員(9	Ctrl	+S		
複	製目前的題	植線到站台	管理員(C)	···	
新頁籤(T)				Ctrl+T	
關閉頁籤(O)				Ctrl+W	
匯	出(E)				
匯	入(1)				
顯示正被編輯的檔案(H)			)	Ctrl	+E
離開(╳)				Ctrl	+Q





#### Setup the Site Manager

Create a new site named ADFP







#### **Connect to the Site**

班 ■ 1	🚉 🗷 🎜 😆 👭 🖸 📛	<i>♀</i> <b> </b>
ADFP	使用者名稱(U):	密碼(W):

輸入使用者名稱與密碼 🗙						
請輸入此伺服器的使用者名稱與密碼:						
名稱: ADFP						
主機: 140.112.33.156:2222						
使用者(U):						
密碼(P):						
☑ 記憶密碼直到 FileZilla 關閉(R)						
	確認(O) 取消					



#### **Upload Files**


- Drag the file(s) to the right-hand side
- cp /homework/dsd/[dsd0xx]/[filename] ~/







## **Synthesis with ADFP**





#### **Synthesis with ADFP**


In  $0.13\mu m$ : slow.db / fast.db

```
set target_library
                   N16ADFP_StdCellff0p88v125c_ccs.db
                    N16ADFP_StdCellff0p88vm40c_ccs.db
                    N16ADFP_StdCellss0p72v125c_ccs.db
                    N16ADFP_StdCellss0p72vm40c_ccs.db
                    N16ADFP StdCelltt0p8v25c ccs.db
                    N16ADFP_StdIOff0p88v1p98v125c.db \
                    N16ADFP_StdIOff0p88v1p98vm40c.db \
                    N16ADFP_StdI0ss0p72v1p62v125c.db \
                    N16ADFP StdI0ss0p72v1p62vm40c.db \
                    N16ADFP_StdIOtt0p8v1p8v25c.db \
                    N16ADFP_SRAM_ff0p88v0p88v125c_100a.db \
                    N16ADFP_SRAM_ff0p88v0p88vm40c_100a.db \
                    N16ADFP_SRAM_ss0p72v0p72v125c_100a.db \
                    N16ADFP_SRAM_ss0p72v0p72vm40c_100a.db \
                    N16ADFP SRAM tt0p8v0p8v25c 100a.db \
```



# **Temperature Inversion**

- In advanced technology, Cell delay increases in low temperature
- **\*** When T decrease, both  $\mu_n$  and  $V_t$  increase
- $v_{gs}$  is smaller in advanced technology




$$I_d = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2$$





#### **Design Environment**

- Net delay provided by wire load model is not accurate
  Specification
- No wire load model in ADFP
  - set\_input\_delay
    set\_output\_delay
    set\_drive
  - 4 set\_load
  - 5 set\_operating\_conditions
  - 6 set\_wire\_load\_model








#### **Compile Design**

May still have hold time violations after compile\_ultra

compile\_ultra +
compile -inc





#### **Compile Design**

#### No preset pin in ADFP register

```
always @(posedge clk or posedge rst) begin
    if (rst) begin
    in_a_buffer <= 1;
end
    else begin
       in_a_buffer <= in_a_buffer_nxt;
    end
end</pre>
```



RST

#### **Compile Design**

Set the option or use compile\_ultra

set compile\_seqmap\_enable\_output\_inversion true



# Thanks! Feel free to ask me any questions!





