




Rev. Code	Date	Released Notes
1.0	2018-03-29	Author: Joe.Zhong Description: Draft
1.1	2018-06-05	Author: Joe.Zhong Description: 1. Remove R712, R713, R714, R715, R716, R717, R718, R719 2. Remove C611, C612, C68, C54 3. Remove R653, R652 4. Remove R302 5. Remove R610, R75 6. Remove R667 7. Remove C739, C740, C741 8. Remove R161 9. Remove R638, R144, R147, R148 10.Remove R112 11.Remove R629, R639 12.Remove R723 13.Remove C601, R33 14.Remove U509 15.Remove R632 16.Remove R108, R105, R98, R94, R109 17.Remove R304 18.Remove R5, R7 19.Connect PMIC VSNVS and VSNVS_3V0 through a 0OHM resistor 20.Remove BT500, C590 21.Remove SW1 22.Remove D4 23.Remove R22 24.Remove R572, R571 25.Change the alias of pad G20 (EIM_D20) to GPIO3_IO20 All GPIO3_IO20s are changed to GPIO3_IO20, too. 26.Change the 5V DC supply from MicroUSB(J513) to Connector (J514) Let GPIO5_IO09, GPIO5_IO10, GPIO5_IO11, GPIO5_IO12 and GPIO5_IO13 unconnected. Change J514.22, J514.24, J514.26, J514.28 and J514.30 to 5V_DC Delete J513 and let J501 to be DNP 27.CCC





i.MX6Q - DDR




**1 GByte
DDR3**

T-point routing
Components allow pin to pin
route length matching

NOTE 1:
Using bit swapping for DATA bus to allow easy pcb routing.
When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.
When swapping byte lanes on 16-bit memories, remember to move the DQMx, DQSx, and DQSx_B signals for that byte lane.

NOTE 2:
Pull down resistor RX3 is added to trace SDCKE0 in Rev B4 by soldering to an existing open via. Change will be made permanent in layout with the Rev C board.



8GB eMMC MEMORY



Layout:
50ohm, SD singals(SD DATAx, SD CMD, SD CLK) control.


NOTE:
RST_B pin is not enabled by default. It must be turned on by software. Therefore, part with RST_B pin can be used in existing designs that do not connect this pin.

SD CARD SOCKET



Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal

HDMI





Layout: HDMI 100 ohm differential pairs


NOTE:

When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.


LVDS Connector notes:

Pin 1: This pin is the Display Enable pin. It is used to Enable/Disable the HannStar display.
Pin 5: This pin is the Display Brightness control. It provides a PWM signal to the display to increase/decrease display brightness depending on PWM duty cycle. This signal is shared by all displays, so all displays will change brightness together.





NOTE:
Due to placement requirements on the SABRE SD board set, layout routing for the USB_OTG_DP and USB_OTG_DN traces are sub-optimal. It is recommended that customers consider using the USB layout on the Freescale i.MX6 SABRE AI board as a better example of proper USB trace routing.



NOTES:



1. R103 populated in A position to prevent USB 5V path to battery charge ICs when no batteries are attached. To enable charging batteries from USB, move resistor from Position A to Position B.

TRUTH TABLE
OTG VBUS INPUT TO BATTERY CHARGERS

USB_OTG_PWR_EN	OTG_PWR_ON	OTG_PWR_ON_B	OTG_VBUS_CHGR
LOW	HIGH	LOW	POWERED
HIGH	LOW	HIGH	NOT POWERED

NOTE:

On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.




Library Revision - A



Size C	Document Number <Doc>	Rev A	
Date:	Tuesday, March 27, 2018	Sheet	11 of 17

OVER VOLTAGE PROTECTION

External
Power
5 Vdc





OPTION 1

Note:
Purpose for D502 is to provide voltage drop to lower
input voltage below 4.5V maximum voltage level
of PFUSE PMIC.

DC ADAPTER OVERVOLTAGE INDICATOR

This LED will illuminate
when the DC adapter input
voltage exceeds 5.6V







Typical Power Requirements					
	Voltage	Power Up Sequence	Current Drawn (mA)	SYS 4V2 Current (mA)	NOTES
SW1A	1.375	1	2155	1001	
SW1B					
SW1C	1.375	2	1590	739	
SW2	3.3	5	653	728	
SW3A	1.5	3	1500	760	
SW3B					
SW4	3.15	6	200	213	
SWBST	5.0	13	300	507	
VGEN1	1.5	9	100	0	Supplied from SW4
VGEN2	1.5	10	250	0	Supplied from SW4
VGEN3	2.8	11	70	66	
VGEN4	1.8	12	310	189	
VGEN5	2.8	10	75	71	See Note on Page 20
VGEN6	3.3	8	160	178	
VSNVS	3.0	0	0.2	0	
VREFDDR	0.75	3	10	3	
Total System Current Requirements:				4454	


SYSTEM POWER RAILS								
Voltage	Rail Name	Block	Generated By	Current Capability (mA)	NOTES			
5.0	PMIC_5V	USB	PF0100 SWBST	600				
		LVDS1						
		HDMI						
	AUX_5V	SATA	MAX8815	1000				
LVDS0								
CAN								
EMMC								
3.3	GEN_3V3	SD3	PF0100 SW2	2000	NVCC_LCD NVCC_EIM0/1/2 NVCC_GPIO NVCC_SD2/3 NVCC_NANDF NAND_ITAG			
		NOR						
		SATA						
		LVDS5						
		HDMI						
		MIPI						
		mPCIe						
	SENSORS							
	VGEN6_3V3	ETH				PF0100 VGEN6	200	NVCC_ENET
	3.15	AUX_3V15				EXP HDR	PF0100 SW4	1000
TOUCH								
GPS								
2.8	VDDHIGH_IN VGEN3_2V5	IMX6	PF0100 VGEN5	100				
		CAMERA	PF0100 VGEN3	100				
2.5	GEN_2V5	SATA	IMX6 VDDHIGH_CAP	TBD	NVCC_MIPI			
		HDMI						
		MIPI						
		mPCIe						
1.8	GEN_1V8	AUDIO	PF0100 VGEN4	350	NVCC_SD1 NVCC_CSI			
		CAMERA						
		ACC						
1.5	VGEN2_1V5	CAMERA	PF0100VGEN2	250				
	VGEN1_1V5	GPS	PF0100 VGEN1	100				
		mPCIe						
		DDR_1V5	DDR	PF0100 SW3A/B	2500			
1.375	VDDCORE	ARMCORE	PF0100 SW1A/B	2500				
	VDDSOC	VDDSOC	PF0100 SW1C	1750				
0.75	VREFDDR	DDR	PF0100 VREFDDR	10				


NOTE:
To turn off board "AUTO ON" feature, depopulate R30 and R31, and populate U509. This feature has not yet been tested.

[illegible]

Boot Select Table

8	7	6	5	4	3	2	1
BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_2
011X = MMC/eMMC Boot				X0 = 1-bit		01 = SD2 Boot	
				X1 = 4-bit		10 = SD3 Boot	
				10 = 8-bit		11 = SD4 Boot	
010X = SD/eSD Boot				X0 = 1-bit		01 = SD2 Boot	
				X1 = 4-bit		10 = SD3 Boot	
						11 = SD4 Boot	
0010 = SATA Boot				X	X	X	0





5.0V@1A DC2DC

