An Optimized GPU Implementation of the MVDR Beamformer for Active Sonar Imaging

Jo Inge Buskenes, Student Member, IEEE, Jon Petter Åsen, Student Member, IEEE, Carl-Inge Colombo Nilsen, Member, IEEE, Andreas Austeng, Member, IEEE

Abstract—The Minimum Variance Distortionless Response (MVDR) beamformer has recently been proposed as an attractive alternative to conventional beamformers in active sonar imaging. Unfortunately, it is very computationally complex because a spatial covariance matrix must be estimated and inverted for each image pixel. This may discourage its use unnecessarily in sonar systems which are continuously being pushed to ever higher imaging ranges and resolutions.

In this study we show that for active sonar systems up to 32 channels, the computation time can be significantly reduced by performing arithmetic optimizations, and by implementing the MVDR on a Graphics Processing Unit (GPU). We point out important hardware limitations for these devices, and assess the design in terms of how efficiently it is able to use the GPU's resources. On a quad-core Intel Xeon system with a high-end Nvidia GPU, our GPU implementation renders more than a megapixel per second (1 MP/s). Compared to our initial CPU implementation the optimizations described herein led to a speedup of more than 2 orders of magnitude, or an expected 5-10 times improvement had the CPU received similar optimization effort. This throughput enables real-time processing of sonar data, and makes the MVDR a viable alternative to conventional methods in practical systems.

Index Terms—Adaptive beamforming, MVDR, Capon, sonar, active sonar, GPU, graphics processing unit, complexity.

I. INTRODUCTION

ATA driven methods have been introduced in various imaging fields over the years in attempts to improve image quality. One such method is the Minimum Variance Distortionless Response (MVDR) beamformer. When compared to conventional methods, MVDR is often able to improve image contrast and resolution, as shown in e.g. radar [1], ultrasound [2], and active sonar [3]–[6].

Despite its inherent potential, the MVDR beamformer has yet to see widespread adoption in the active sonar field. There may be several reasons for this. For one, the method is not inherently robust, and may suffer from a phenomenon called signal cancellation in active systems [7]. Another reason is that in its original form, the computational complexity is cubic with the number of channels, $O(M^3)$, while conventional beamformers are at O(M). This is because a spatial covariance matrix is estimated and inverted for each image pixel.

To ensure MVDR robustness, the litterature literature suggests combining means such as temporal and spatial averaging, and regularization [8], [9]. The complexity issue,

on the other hand, can be handled by introducing well-founded approximations. For instance, some studies assume data stationarity which allows the formation of a Toeplitz-structured covariance matrix that is simpler to invert [10], [11]. Other studies perform MVDR beamforming in beamspace (the spatial frequency domain), which can be considered sparse due to the limited angular extent of the received beam [8], [12]. Exploiting this can lead to considerable performance improvements, especially in high channel count systems.

In this work, we show that such approximations may not be necessary for sonar systems up to 32 channels, since here the computation time can be reduced by 1-2 orders of magnitude by implementing MVDR on a Graphics Processing Unit (GPU). Similar work may be found in e.g. medical ultrasound imaging, where Chen *et al.* have demonstrated a GPU implementation of the MVDR that operates on real valued data [13], [14]. While this implementation is fast, the real valued data constraint does not allow the creation of asymmetric and shifted responses, and hence prevents the MVDR's potential to be fully reached. Our implementation is not restricted in this manner.

The implementation is adapted to a well sampled 100 kHz wideband active sonar system operating in the near field. The system has a range resolution comparable to the sample period so our MVDR implementation runs near single snapshot mode. To deal with this and avoid signal cancellation we compute and average the covariance estimates from overlapping subarrays [9]. This may resemble techniques such as "subarray MVDR" [15], but unlike that technique we are not using subarrays to reduce complexity but to make MVDR feasible in an active system [2], [16]. In related work, we investigated using the same MVDR GPU implementation in cardiac ultrasound imaging [17], [18], and in active sonar imaging we have compared the performance of this implementation to comparable adaptive methods [19].

This article is outlined as follows: In section II we introduce the concept of adaptive beamforming and provide details on the MVDR method. Then in III we investigate the complexity issue, discuss means for reducing arithmetic complexity, and detail an implementation that makes efficient use of the GPU's parallel resources. The final design is assessed in IV-V, where we provide benchmarks, comparisons with similar CPU implementations, and measures of how efficiently our implementation makes use of the GPU's resources.

J. I. Buskenes, C.-I. C. Nilsen and A. Austeng are with the Department of Informatics, University of Oslo, Norway.

J. P. Åsen is with MI-Lab, Norwegian University of Science and Technology, Trondheim, Norway.




Fig. 1. Beamforming principle. Signal signature is first removed by matched filtering. Then - prior to summation - a suitable set of delays, Δ , and weights, w, are applied to focus on a pixel of interest at angle and range (θ, n) .

II. METHODS

Consider a sonar imaging scenario where an encoded signal is transmitted to highlight a surface of interest, and assume that the backscattered wavefield is properly sampled using a uniform linear array of receivers. An image can then be formed by coherently combining the receiver outputs to focus at one angle at the time. The principle of adjusting the array's focus in range and direction is commonly referred to as beamforming, and involves assigning suitable delays and weights to the array's channels.

A. Beamforming

Let the receiver be an M element uniform linear array, and assume that the signature of the transmitted signal has been removed by a matched filter (Fig. 1). Further assume that the array channels are digitally delayed to focus at a pixel with azimuth angle θ and range sample n, such that the delayed data from the mth channel can be expressed as $x_m[\theta,n]$. To simplify notation, we make the dependence on θ implicit from now on.

By definition the beamformer output z[n] can now be expressed as the weighted sum of all the delayed data samples:

$$z[n] = \boldsymbol{w}^{H}[n]\boldsymbol{x}[n] = \begin{bmatrix} w_{0}[n] \\ w_{1}[n] \\ \vdots \\ w_{M-1}[n] \end{bmatrix}^{H} \begin{bmatrix} x_{0}[n] \\ x_{1}[n] \\ \vdots \\ x_{M-1}[n] \end{bmatrix}, \quad (1)$$

where w_m is the weight factor assigned to channel m. With static weights this would be referred to as the conventional delay-and-sum (DAS) beamformer. A large variety of weighting functions exists here for trading lateral resolution for improved noise suppression (contrast), but one always ends up with a compromise between the two [20].

Various adaptive beamformers target this limitation by allowing the weights to change for each pixel to better fit the dynamic nature of the incoming wavefield. In other words, they attempt to use the *a priori* information present in the data to improve image quality. The MVDR beamformer is one such method. It finds the set of complex weights that minimizes the beamformer's expected output power, while ensuring unity gain in the look direction [21]. This is a convex optimization problem that can be solved using Lagrange multipliers to yield

$$w[n] = \frac{R^{-1}[n]\mathbf{1}}{\mathbf{1}^{T}R^{-1}[n]\mathbf{1}},$$
 (2)

2

where 1 is a row vector of ones that represents broadside steering, and $\mathbf{R} = E\{\mathbf{x}[n]\mathbf{x}^H[n]\} \in \mathbb{C}^{M,M}$ is the spatial covariance matrix for the full array. Since we have a broadband system and pre-steer our data to every pixel in the image we will always look to broadside, but if phase steering was needed (2) can be generalized by substituting 1 with a suitable steering vector. Since \mathbf{R} is unknown, we estimate it by computing a sample covariance matrix $\hat{\mathbf{R}}$. In this computation we will perform some degree of:

- spatial averaging to avoid signal cancellation ;
 temporal averaging to by decorrelating coherent echoes
 [9],
- temporal averaging over an interval comparable to the pulse length (1-5 samples) to maintain true speckle statistics [16], and
- diagonal loading to improve robustness to parameter errors [22], [23].

Combined, these steps will also ensure a numerically well conditioned \hat{R} .

To form \hat{R} we will first compute an intermediate sample covariance matrix \check{R} , which we form using temporal and spatial averaging. To do this we need to segment our array into subarrays. If we let $x_l[n]$ represent the data vector from subarray l,

$$\boldsymbol{x}_{l}[n] = \begin{bmatrix} x_{l}[n] & x_{l+1}[n] & \dots & x_{l+L-1}[n] \end{bmatrix}^{T}, \quad (3)$$

then $reve{R}$ can be calculated as:

$$\check{\boldsymbol{R}}[n] = \frac{1}{N_K N_L} \sum_{l=0}^{M-L} \sum_{n'=n-K}^{n+K} \boldsymbol{x}_{\underline{\boldsymbol{l}}[\boldsymbol{n}]} \underline{\boldsymbol{l}}[\boldsymbol{n}'] \boldsymbol{x}_{l}^{H}[n'] \in \mathbb{C}^{L,L},$$
(4)

where $N_K=2K+1$ is the number of temporal samples to perform averaging over, and $N_L=M-L+1$ is the number of subarrays.

The final estimate \hat{R} is found by adding a fraction d of the total power of $\check{R}[n]$ to its diagonal [2]:

$$\hat{\boldsymbol{R}}[n] = \check{\boldsymbol{R}}[n] + \boldsymbol{I}\frac{d}{L}\operatorname{tr}\{\check{\boldsymbol{R}}[n]\},\tag{5}$$

where I is an identity matrix, $\operatorname{tr}\{\cdot\}$ represents the matrix trace operation, and $\operatorname{tr}\{\check{R}[n]\}$ is an estimate of the energy received from this pixel.

Note how subarray averaging led to a size reduction of \hat{R} from $\mathbb{C}^{M,M}$ to $\mathbb{C}^{L,L}$, and hence will produce an L-element weight set when substituted into (1). This weight set is applied to all the subarrays, prior to computing the beamformer output as in (1). Or, equivalently, we may apply the weight set to the sum of all the subarrays:

$$z[n] = \boldsymbol{w}^{H}[n] \sum_{l=0}^{M-L} \boldsymbol{x}_{l}[n].$$
 (6)

As summarized in Fig. 2, the MVDR method is applied to each pixel independently, by:




Fig. 2. MVDR beamforming. For each pixel in range and azimuth, 1. an $L \times L$ sample covariance matrix \hat{R} is computed, 2. the term $\hat{R}^{-1}\mathbf{1}$ is found using a linear equation solver, 3. and the beamformer output z is computed from (6), where w is found by substituting $\hat{R}^{-1}\mathbf{1}$ into (2).

- 1) computing the sample covariance matrix \hat{R} in (5),
- 2) computing $\hat{R}^{-1}\mathbf{1}$ in (2), and
- 3) computing the beamformer output z in (6).

Next we will evaluate these steps in terms of arithmetic complexity, and then discuss their mappability to parallel hardware.

B. Computational Complexity

If we neglect spatial and temporal averaging, then the computation of \hat{R} is reduced to a single outer product with complexity of $O(M^2)$, and the inversion is then of $O(M^3)$. This might lead us to believe that the inversion step is by far the most complex. But if we implement spatial and temporal averaging as in (4), then computing $\hat{\boldsymbol{R}}$ is of $O(N_K N_L L^2)$ and the inversion of $O(L^3)$. Computing \hat{R} is now the most complex operation whenever $N_L N_K > L$. To visualize these relations, and include the effects of using complex numbers, we set up complexity formulas that account for the total number of arithmetic operations for each step in the MVDR process (see appendix A). We only excluded diagonal loading performed in the computation of \hat{R} , and partial pivoting used in the inversion step, since these operations contribute marginally to the end result. The entire range of possible subarray sizes from $L \in [1, M]$ was finally evaluated, with temporal averaging set to $K \in \{0,1,2\}$, and the number of channels set to $M \in \{8, 16, 32\}$. The results are shown in Fig. 3.

We note how the computation of \hat{R} completely dominates at smaller subarray sizes, that solving $\hat{R}^{-1}\mathbf{1}$ only plays a notable role for larger array and subarray sizes, and that the computation of z has a negligible impact on computation time. Also notice how temporal averaging comes with a high computational penalty. This is because building \hat{R} is heavy on complex multiplications, which require 3 times as many arithmetic instructions as a complex addition, and a lot of these are repeated unnecessarily.




Fig. 3. Per-pixel computational complexity of the steps in MVDR beamforming (prior to any optimizations). To avoid signal cancellation in an active sonar system we usually set $L < \frac{M}{2}$, in which region the computation of $\hat{\boldsymbol{R}}$ dominates in terms of arithmetic complexity, especially when performing temporal averaging.

III. MAPPING THE MVDR TO A GPU

An important feature of MVDR beamforming, as with beamforming in general, is that each pixel can be computed independently and in an identical fashion. Furthermore, a typical sonar image may contain millions of pixels. This represents a level of data parallelism that appears very well suited for a massively parallel architecture such as the GPU.

We decided to investigate the feasibility of running MVDR on a GPU by mapping it to a Nvidia GeForce Quadro 6000. 6000, which performance-wise is or par with or perhaps slightly inferior to the Geforce 480. This is a high-end Compute Unified Device Architecture (CUDA) enabled GPU based on Nvidia's Fermi architecture, which as now been superseded by the Kepler architecture. The code was written in Nvidia's "C for CUDA" framework. We believe that, which adds a few extra features to the C language to specify how to distribute work across a large number of threads. It would have been possible to use GPUs from AMD, or and the crossplatform OpenCL framework from the Khronos group , are equally attractive alternatives, but comparing them is beyond the scope of this study instead, but CUDA has a batch linear equation solver [24] that no OpenCL library provides. As will be discussed later, this is a key component in our design.

To use Nvidia's own terminology, the Quadro 6000 is comprised of 14 streaming multiprocessors (SMs), each having 32 CUDA cores that execute a common program called a kernel. Combined these cores deliver a peak performance of more than 1 Tflop/s (appendix B). In practice this performance is hard to obtain, but one can get fairly close by balancing the load evenly on all cores, and by trying to avoid that some cores are forced to idle due to a pending data transfer or thread synchronization. As the steps in the MVDR method




Fig. 4. Step 1: Building \hat{R} . This is a visualization of how \hat{R} could be built in a case with M=5 sensors, with subarray size L=3 and temporal averaging set to K=1. Here R'_l is the sample covariance matrix for the lth subarray, and \check{R} is the average of N_K of these. Note that instead of performing the temporal sum last as here, one could take more temporal samples into consideration in the computation of each r_{ij} .

require different strategies for achieving this, we have designed a different kernel and configuration for each of them. We will pay particular attention to building \hat{R} , since the potential for gaining overall speedups are greatest here.

A. Computing the Spatial Covariance Matrix, \hat{R}

As observed in Fig. 3, a direct computation of \hat{R} by implementing (4) and (5) is the greatest computational burden. We target this issue by first performing minimizing arithmetic reductions operations, then aim to get as close to the peak arithmetic throughput on the GPU as possible.

- 1) Minimizing Arithmetic Reductions Operations: In Fig. 4 we illustrate how to reduce the arithmetic complexity of building \hat{R} in a system with M=5 sensors, a subarray size of L=3 and temporal averaging is set to K=1. Here the spatial sum is carried out before the temporal sum. To reduce arithmetic operations we may:
 - 1) exploit the fact that \hat{R} is Hermitian positive semi-definite to compute only one half of it,
 - 2) avoid redundant multiplications, and
 - 3) implement the spatial sum iteratively by sliding along avoid redundant summations by first computing the upper row of \hat{R} and then add/subtract to these iteratively to find the diagonals of \hat{R} .

To study the effect of these optimizations we altered the complexity formulas to take them into account. Exploiting symmetry and performing iterative summing (step 1 and 3) is always desirable, but avoiding redundant multiplications (step 2) comes at the cost of increased memory consumption. The effect of adding all the optimizations, or all but saving multiplications, is shown in When all optimizations are applied




Fig. 5. Arithmetic optimization of computing $\hat{\mathbf{R}}$: Relative reduction in arithmetic complexity compared to the initial implementation shown in Fig. 3 (higher is better). Note how the arithmetic count is reduced by a factor 4-10 in the memory optimized case, and by a factor 6-22 in the instruction optimized case.

we will call it a *minimized instructions* solution, and when step 2 is left out we call it a *minimized memory* solution. The formulas may be found in appendix A, and Fig. 5 compares the two solutions. Here the complexity curves are relative to the reference implementation in Fig. 3. Both solutions reduce the complexity considerably, and recomputing the multiplications does not make that much of a difference. We selected the memory minimized version since our algorithm is severely memory bound, as we will see next.

2) Arithmetic Throughput: When we compute \hat{R} , we very rarely perform more than 1-3 floating point operations for every float read or written to memory. Unfortunately, the GPU prefers kernels to be more computationally arithmetically intensive than this. This can be inferred from Table I, where the peak bandwidth of the three types of GPU memory are compared to the peak arithmetic throughput (see appendix B for derivations). Global memory (RAM), in which all data must reside at some point, is at best only able to move one float for every 30 floats processed by the CUDA cores, and potentially much worse if care is not taken to use "coalesced" memory access patterns (that avoid memory bank conflicts). This is why the usage of global memory should be minimized. Shared memory, on the other hand, is a very fast level 1 cache that is shared by all threads on an SM. At peak performance it is almost able to keep up with the computing units, but to

| | B _{arith} | B _{mem} | $\mathbf{B}_{\text{mem}}/\mathbf{B}_{\text{arith}}$ |
|---------------|--------------------|------------------|---|
| Arithmetic | 1.03 Tflop/s | | |
| Global memory | | 36 Gfloats/s | 1:30 |
| Shared memory | | 257 Gfloats/s | 1:4 |
| Registers | | >1.5 Tfloats/s | >3:2 [25] |
| | | | |

TABLE I NVIDIA QUADRO 6000: Memory throughput, $B_{\rm MEM}$, compared to arithmetic throughput, $B_{\rm Arith}$.




Fig. 6. MVDR implementated on a GPU. We do this in 3 steps, where each step process the full image before moving on to the next step. Step 1: The sample covariance matrix \hat{R} is formed by threads running along its diagonals. This allows spatial averaging to be implemented in a computationally efficient manner and minimizes inter-thread communication. Step 2: $\hat{R}^{-1}1$ is computed using the heavily optimized batched linear equation solver from Nvidia [24]. Step 3: The beamformer output z is computed in a straight forward fashion by using L threads that first sum the subarrays and then apply the MVDR weighting function. A single thread finally sum all the channels up.

obtain this performance we must make sure that:

- 1) the data needed to compute a pixel can fit in shared memory, while
- 2) the access patterns we use promote promote maximum bandwidth.

These challenges are very closely linked. Since the Quadro 6000 architecture is of compute capability 2.0, it has 48 kB shared memory (L1 cache) and 128 kB registers per streaming multiprocessor (SM) [26]. This memory is shared by all active threads on that SM, a number that should be no less than 768 [27]. This is to expose a sufficient level of data parallelism to ensure that memory latency is completely hidden (in accordance with Little's law). If we divide the shared memory evenly on all 768 threads we find that each thread should store no more than 8 single precision complex numbers in shared memory, and 24 stored in registers. This should make it apparent why computing a single pixel per thread is a bad idea, and why we need to keep each thread as light on memory consumption as possible.

In Fig. 6 we illustrate how we got get around these challenges. First we make each SM compute entire range lines of pixels, then load the subset of \boldsymbol{x} that all these pixels depend upon into shared memory. This lets us perform temporal averaging without having to read additional channel data.




Fig. 7. HISAS sidescan sonar (SSS) image of the shipwreck Holmengraa that lies on a slanted seabed at 77 m depth outside of Horten, Norway. The image was processed with $M=32,\,L=16,\,K=1$ and d=1%. Prior to display the image was linearly upinterpolated by a factor 2 in azimuth making its total size 1.46 Mpxmegapixels (MP). Note how MVDR improves edge definition and reduces noise in shadow regions.

Second, we assign L threads per pixel to traverse the diagonals of \hat{R} . On the top row a full computation is carried out, then that row is saved back to global memory following a collective coalesced access pattern that maximizes global memory bandwidth. For subsequent rows the threads move along the diagonals while performing iterative summations; the result from the previous element on the diagonal is updated by adding and removing the correlation coefficients that enters and exits the sum, respectively. To minimize memory consumption, we compute the coefficients again every time we need them. When a thread has finished up a diagonal, we have them wrap around to compute one of the diagonals in the lower triangular of \hat{R} . Since \hat{R} is conjugate symmetric, the values in the leftmost column is obtained by a complex conjugate copy of the relevant value in the first row. Note that this is slightly non-optimal as the threads should carry out exactly the same operation otherwise they will execute in sequence. However, this can only be avoided if we were using a solver that only required one of the triangulars of \hat{R} . Combined these steps balance the load fairly evenly on all threads, is almost completely free of arithmetic redundancy, and consumes less little memory.

B. Solving $\hat{R}^{-1}1$

As intuition might suggest the matrix product $\hat{R}^{-1}\mathbf{1}$ can be carried out by first inverting the matrix \hat{R} , then performing the inner product with 1. However, one can also solve the linear equation $\hat{R}b=1$ for b, where $b=\hat{R}^{-1}\mathbf{1}$. This is the preferred approach since one vector In terms of arithmetic count the latter is preferred , and when comparing direct implementations, the latter appears to be the preferred option.

An important thing to note, however, is that unlike the problems most GPU libraries tries to solve we do not attempt so solve large linear equations or invert large matrices; our matrices are small, but we have a very large number of them. Fortunately Nvidia recently released a highly optimized




Fig. 8. Execution time of an arithmetic-only and a memory-only version of the MVDR code. A dataset from an M=32 array was processed for all L using K=1, and the mean execution time for a 1 $\frac{\text{Mpx-MP}}{R}$ image was used here. From this plot we can infer that the kernel building \hat{R} is memory bound, as the time the kernel spends performing memory transactions is higher than the corresponding time it spends carrying out arithmetical operations. Furthermore, when the total runtime is larger than the restricted kernels this can largely be attributed to latency, which we can see that building \hat{R} suffers from with the chosen parameters.

batched linear equation solver tailored for this particular task. It is a Gauss Jordan based with support for and supports partial pivoting and complex numbers. The only downside to using it in our application is that it does not exploit the Hermitian property of our sample covariance matrix. A better choice might be a solver based on Cholesky decomposition. These are designed for Hermitian positive semi-definite matrices, and require roughly half the arithmetic operations compared to a Gauss Jordan solver.

C. Computing z

The beamformer output z is computed on a per-pixel basis by first computing the MVDR weights w, which are a mere scaled version merely scaled versions of $\hat{R}^{-1}\mathbf{1}$ (2). Then the sum in (6) is found by assigning a group of L threads to respective elements of x_l , which then proceed to accumulate these for all N_L subarrays. The resulting data vector is finally multiplied with the weight vector using the same threads, and then a single thread is used to sum these products to obtain z.

D. Implementation Summary

The GPU implementation can be summarized as follows:

- Pixels are processed in batches.
- Multiple threads per pixel.
- \hat{R} is computed directly from the raw data to minimize memory.
- Inversion step is performed by Nvidia's batch linear equation solver.
- Design makes efficient use of cache and data transfers are kept to a minimum.

This will be compared to our CPU implementations, which have the following features:

- Pixels are processed one by one.
- Single thread per pixel.
- \hat{R} is computed using the *minimized instructions* solution. Only upper half of \hat{R} is computed (see next point).
- Inversion step is performed by a custom inline Cholesky based solver that only requires the upper triangular of \hat{R} .




Fig. 9. MVDR benchmarks. A 1 Mpx-MP image from a M=32 channel array was processed for all L, and for $K \in \{0,1,2\}$.

Top: The time the GPU spent on building \hat{R} , solving $\hat{R}^{-1}\mathbf{1}$, and computing z. Note the major speedup of building \hat{R} when compared to the complexity plot in Fig. 3. The total GPU processing time can be derived by summing the time spent on the respective steps.

Bottom: Compared to a reference Matlab MATLAB and single thread C implementation running on a CPU the GPU offered a speedup of 2-3 orders of magnitude, but these numbers are somewhat misleading. If the C implementation was properly optimized we expect the GPU to be no more than a factor 5-10 faster, even if its theoretical peak performance is 20 times higher than that of the CPU.




Fig. 10. Code efficiency. An estimate of the number of floating point operations per second (Flop/s), found by dividing the theoretical complexity curves by actual run-times. This is a <u>cruel_crude</u> measure as it does not include any other instructions than the actual arithmetic operations in the MVDR computation.

• Designs have generally not been optimized for efficient use of memory.

These designs are discussed further in the next two sections.

IV. IMAGES AND BENCHMARKS

To demonstrate the imaging capability of the MVDR beamformer, we have processed experimental datasets from the M=32 element Kongsberg Maritime HISAS1030 sonar mounted on a HUGIN AUV [28]. HISAS1030 is a high resolution synthetic aperture sonar with an array length of 1.2 mand, operating frequency of 100 kHz, and bandwidth of 30 kHz. The element size and spacing is 2.5λ and the opening angle is 25° . To produce the image shown in Fig. 7 it—the




Fig. 11. MVDR benchmarks from Boston HPC centre with the new highend Nvidia K20 Kepler GPU. The exact same scenario and code as in Fig. 9 was used here. With no code alterations the performance was only improved marginally compared to running on the Quadro 6000.

sonar was operated in sidescan mode. The studied object is the 1500 dwt oil tanker wreck Holmengraa. It is 68 m long and 9 m wide, and lies at a slanted seabed at 77 m depth outside of Horten, Norway. The 1 Mpx MP MVDR image were here processed with parameters L=16, K=1, and d=1%.

The computational performance of our implementation was first assessed on a test system with a quad-core Intel Xeon E5620, 64 GB of RAM and an Nvidia Quadro 6000 card. The results were obtained by processing a 1 Mpx-megapixel (MP) image from the data from a 32 channel array, for all subarray sizes L, and for $K \in \{0,1,2\}$. Run-time measurements are shown in Fig. 9, the run-times of memory-only and arithmetic-only GPU kernels are depicted in Fig. 8, and an estimate of computation efficiency is presented in Fig. 10. We were also granted a test drive at the Boston HPC centre on a machine with an Intel Xeon E5-2670, 32 GB RAM and an Nvidia K20. The results from this run are shown in Fig. 11.

As seen in the run-time comparisons presented in Fig. 9, the GPU method outperforms the CPU implementations by is now 2-3 orders of magnitude in terms of processing speedfaster than the C implementation we started out with. The bottleneck in the final design is now the inversion step, which is typically 5 times slower than the build step. In most cases the processing speed of the Quadro 6000 is above 1 MpxMP/s, and this was only improved by a factor 1.5-2 when run on the new K20 GPU. The benchmarks of our memory-only and arithmetic-only kernels show that the kernels spend roughly the same time on both these tasks, so optimising only one of these further will have marginal effect. All GPU kernels were compiled with nvcc at optimization level 02.

Excluded from these benchmarks is the data transfer time from CPU to GPU, which account for 2-20% of the total processing time. This is to limit the scope of the article, but will need to be taken into consideration in an implementation of a full sonar system.

We believe it makes little sense to include them since it keeps getting easier perform these data transfers in parallel by offloading the task to the Direct Memory Access (DMA) controllers present on modern GPUs. Furthermore, the data rates in active sonar are relatively low compared to the bandwidth available for these transfers.

V. DISCUSSION

In accordance with previous studies, Fig. 7 demonstrates the MVDR beamformer's ability to produce images with suppressed interference and improved detail resolution. Compared to the DAS beamformer, the ship's edges appear sharper and the shadows less noisy. In this scenario the MVDR's performance was not particularly sensitive to parameter adjustments. Similar performance was obtained with arbitrary combinations of $L \in \{12, 16, 24\}$, $K \in \{1, 2, 3\}$ and $d \in [0.01, 0.05]$, and no adjustments had to be made when processing other parts of the scene.

As observed in Fig. 9 the combination of performing arithmetic reductions minimizing arithmetic operations and implementing the MVDR on a GPU lead to a significant improvement in processing speed. Compared to a Matlab and single thread C implementation a speedup of 2-3 orders of magnitude an order 2 speedup was achieved, but we do not consider this comparison are not considering this comparison to be fair. In fact, the theoretical peak throughput of this GPU is roughly 20 times higher than that the CPU in question, meaning the potential of the CPUs CPU was far from reached in our initial implementations. This is mainly because the entire GPU designis focused on efficient-We can infer the reason from the curious observation that in Fig. 9 the two CPU implementations have run-times that are linear with L. This is because these designs are severely memory bound due to processing pixels one by one. Our GPU design, on the other hand, processes pixels in batches, which allows us to minimize data transfers and maximize the use of fast memory cache, while no similar optimization work was carried out on the CPU implementations. In other aspects the designs are similar. Both CPU implementations compute \hat{R} efficiently, and they make use of either an optimized custom Cholesky based solver or one from the Intel Math Kernel Library (MKL). Unfortunately we had little time to write a custom solver and covariance builder for the CPU that processes pixels in batches, but we expect the speed difference of 5-10 times in favor of the GPU if we had compared with such a design.

Note from Fig. 9 how the building of \hat{R} now only takes up a fraction of the total processing time, and recall that it was the other way around when we presented the theoretical complexity curves in Fig. 3. Also, the benchmark curves for building \hat{R} now seem linear. The main reason for this is that the optimization step negated much of the extra complexity introduced by averaging, i.e. reduced the complexity from $O(N_K N_L L^2)$ to less than $O(L^2)$. Another reason for the runtime to appear more like O(L) is likely the GPU, since that our design makes better use of the GPU's resources when there is more processing involved per pixel. The inversion step, on the other hand, gains less from being implemented on a GPU. This is because its nature is less data parallel, and. In particular, the back substitution step involved in its computation is more of a sequentialnature mostly sequential. This difference be can observed in Fig. 3. Alternative solvers, such as one based on Cholesky decomposition that exploits the Hermitian property of In theory we could gain another factor two if we had a batch based Cholesky solver for the GPU, since then we would only

need to build and invert one triangular of \hat{R} , can in theory reduce complexity by a factor 2, but we question whether this result can be obtained in practice using a GPU. The CPU implementations perform Cholesky based inversion, but this does not explain why the C and Matlab implementation have a total run-time that is linearly dependent on L. We find this observation odd, but believe it to be accurate.

It is important to know whether a GPU design is limited by memory bandwidth or arithmetical throughput. To measure this we made two versions of the MVDR kernel, one that only performs arithmetic operations, and one that only performs memory operations. Then we benchmarked these kernels and compared their run-times to the total run-time (Fig. 8). A first thing to note is how these kernels seem equally occupied performing memory and arithmetic operations. This is a good sign, but since we consistently minimized memory consumption at the expense of some extra computations when building \hat{R} , we know it to be bound by memory bandwidth. It also has a problem with latency, which can be inferred from the total run-time being significantly higher than that of the two single-function kernels. Since the GPU hardware can carry out memory and arithmetic operations concurrently and independently, this gap indicates that the GPU sometimes does "nothing". In our case this is due to synchronization holdups hold-ups when performing temporal averaging, which is carried out in a sequential manner.

Even with all our efforts we were only able to obtain processing rates a computation efficiency of 40 MFlop/s on average in the desirable range of subarray sizes (Fig. 10). This is mainly due to the inversion step, since we for the most part obtained more than 100 MFlop/s when building R. While these numbers are likely slightly underestimated, they are still far away from the Quadro 6000's peak of 1 Flop/s. Again, we believe this is due to the design being bound by memory bandwidth. This belief is further supported by the test results we got from running the code on the new K20 Kepler card (Fig. 11), where we saw a modest factor 1.5-2 speedup. Although the Kepler card peaks at 3.5-4 Tflop/s, its shared memory bandwidth is only approximately twice that of the Quadro 6000. 6000 which matches the observed speedup. However, it is likely that the Kepler card would perform better had we optimized our design for it. For scientific computing the Kepler boards are usually considered more attractive, with the introduction of features such as kernels calling kernels, more registers, more shared memory, and better mechanisms for hiding or removing data transfers.

VI. CONCLUSION

The MVDR beamformer is an algorithm capable of producing images with improved detail resolution and contrast compared to conventional DAS beamforming. The downside is its inherent need for robustification and the high computational complexity associated with estimating and inverting the spatial covariance matrix.

We have shown that for systems containing up to 32 channels the problem can be largely mitigated by building the covariance matrix in a clever way, and by making use of

the massive computational power available in modern GPUs. We were able to improve upon the run-time of a single thread C-implementation by roughly two orders of magnitude. For most choices of parameters the GPU was able to create images at $-\sim 1 \text{Mpx MP/s}$ at an average data processing rate of 40 GFlop/s. This is less than 5% of the peak performance of the GPU, but we believe it to be near optimal given the constraints of memory bandwidth and the sequential nature of some parts of the MVDR implementation.

All in all, the MVDR maps well to the GPU since the computations involved are independent on the pixel level, and partially also within each pixel. The GPU allows MVDR to be used in real-time processing of sonar data, and makes the MVDR a viable alternative to conventional methods in practical systems.

APPENDIX A MVDR COMPLEXITY FORMULAS

To estimate the number of floating point operations needed to MVDR beamform a single pixel, we formed expressions that accumulate the number of complex arithmetic operations found in the MVDR process. From observing the generated assembly code we inferred that each complex addition and multiplication would require $O_{\rm a}=2$ and $O_{\rm m}=6$ floating point operations, respectively. The formulas are listed for each step below for reference.

Building \hat{R} . The initial complexity of this step can be inferred directly from (4) and (5):

$$O_{\text{Build}}_{\text{initial}} \hat{\mathbf{R}} = \underbrace{O_{\text{m}} N_{\text{k}} N_{\text{l}} L^{2}}_{\text{Multiplications}} + \underbrace{(O_{\text{a}} (N_{\text{k}} + N_{\text{l}} - 2) L^{2}}_{\text{Ca}} \underbrace{\text{Additions}}_{\text{Additions}} + \underbrace{-2) L^{2}}_{\text{Ca}} + O_{\text{dload}},$$
(7)

where $O_{\rm dload}=(2L-1)O_{\rm a}+O_{\rm m}$ is the minor cost of performing diagonal loading. If we apply the optimization strategies discussed in section III-A we can arrive at the following instead:

$$O_{\mbox{\footnotesize Build }\hat{R}} = \underbrace{O_{\mbox{\footnotesize m}} \frac{M+N_{\mbox{\footnotesize l}}}{2} L}_{\mbox{\footnotesize Multiplications}} + \underbrace{O_{\mbox{\footnotesize a}}(N_{\mbox{\footnotesize k}}-1)(N_{\mbox{\footnotesize l}}-1)L}_{\mbox{\footnotesize Multiplications}} \\ + \underbrace{\frac{(L-1)(L-2)}{2} \left[2O_{\mbox{\footnotesize a}} + 2(N_{\mbox{\footnotesize k}}-1)O_{\mbox{\footnotesize a}} \right]}_{\mbox{\footnotesize Iteration additions}} \\ + O_{\mbox{\footnotesize dload}} \end{\label{eq:observable}}$$

Of the solutions discussed, this is the least expensive in terms of arithmetic instructions. However, if memory bandwidth is a limiting factor a better solution is to recompute multiplications where they are needed:

$$O_{\mbox{\footnotesize Build }\hat{\boldsymbol{R}}} = \underbrace{O_{\mbox{\footnotesize m}}N_{\mbox{\footnotesize k}}N_{\mbox{\footnotesize l}}L}_{\mbox{\footnotesize First row multiplications}} + \underbrace{O_{a}(N_{\mbox{\footnotesize k}}-1)(N_{\mbox{\footnotesize l}}-1)L}_{\mbox{\footnotesize First row additions}} \\ + \underbrace{\frac{(L-1)(L-2)}{2} \left[2O_{\mbox{\footnotesize a}} + 2(N_{\mbox{\footnotesize k}}-1)O_{\mbox{\footnotesize a}} + 2N_{\mbox{\footnotesize k}}O_{\mbox{\footnotesize m}} \right]}_{\mbox{\footnotesize Iteration multiplications and additions}} \\ + O_{\mbox{\footnotesize allow}}. \tag{9}$$

Solving $\hat{R}^{-1}\mathbf{1}$ is achieved by using a batched Gauss Jordan solver with support for complex numbers and partial pivoting. Its complexity - with partial pivoting excluded - can be expressed as:

$$O_{\text{Solve }\hat{R}^{-1}\mathbf{1}} = \sum_{r=0}^{L} \underbrace{\left(L-r\right)\left((L-r+2)O_{\text{a}} + (L-r+3)O_{\text{m}}\right)}_{\text{Reduction}}^{\text{support for running the batched linear equation solver as}}_{\text{Reduction}} + \underbrace{(r-1)O_{\text{a}} + rO_{\text{m}}}_{\text{Reduction}}^{\text{Reduction}}\right], \qquad (10)$$
References

where r is a running variable r that indexes rows in the augmented matrix $|\hat{R}|\mathbf{1}|$.

Computing z is very simple once the covariance matrix \hat{R} is built and inverted, and has an near negligible impact on performance:

$$O_{\text{Compute } z} = O_{\text{a}}(2L - 2)2 + O_{\text{m}}3L.$$
 (11)

APPENDIX B **GPU THROUGHPUT**

In the context of determining whether an implementation is computationally bound or memory bound, one should first compare the target platform's sustained computational throughput to sustained memory throughput. Let us start with the former.

The Quadro 6000 has 32 CUDA cores per SM, each operating at a rate of 1148 MHz and being able to perform 2 floating point operations (flop) per clock cycle when multiply-add instructions are used. Theoretical peak arithmetic throughput is then given as:

$$\begin{aligned} B_{\text{arith}} &= 2 \cdot 1148 \text{ flop/s/core} \cdot 32 \text{ cores/SM} \cdot 14 \text{ SMs} \\ &= 1.03 \text{ Tflop/s}. \end{aligned} \tag{12}$$

Now let us compare this to the memory throughput. The "global" GDDR5 memory bus is 384 bit wide, and operates at 3 Ghz where 2 bits are sent every cycle. Its peak bandwidth is then:

$$B_{gmem} = \frac{2 \cdot 3 \text{ Gbit/s} \cdot 384 \text{ bit}}{8 \text{ bit/byte}} \frac{2 \cdot 3 \text{ GHz} \cdot 384 \text{ bit}}{8 \text{ bit/byte}}$$
$$= 144 \text{ GB/s (36 Gfloats/s)}. \tag{13}$$

The shared memory, on the other hand, is organized into 32 banks per SM, each being 32 bit wide and operating at 1148 MHz where 1 bit is sent per cycle. Its peak aggregated bandwidth is then:

$$B_{smem} = \frac{\frac{1148}{2} \text{ Mbit/s} \cdot 32 \text{ bit/bank} \cdot 32 \text{ banks/SM} \cdot 14 \text{ SMs}}{2} \frac{\frac{1148}{2} \text{ Mbit/s} \cdot 32 \text{ bit/byte}}{2} \frac{\frac{1148}{2} \text{ mbit/s} \cdot$$

$$\approx 1.03 \text{ TB/s } (257 \text{ Gfloats/s}).$$
 (14)

The bandwidths are compared in Tab. I. Note that even when using shared memory at least 4 floating point operations must be carried out per float transferred to the CUDA cores, otherwise the algorithm will be memory bound and the peak arithmetic throughput can not be reached.

ACKNOWLEDGMENT

The authors would like to thank Kongsberg Maritime and the Norwegian Defence Research Establishment (FFI) for providing experimental data, and thank Nvidia for providing support for running the batched linear equation solver as well

- [1] G. R. Benitz, "High-Definition Vector Imaging," Lincoln Laboratory Journal, vol. 10, no. 2, pp. 147-170, 1997.
- J.-F. Synnevag, A. Austeng, and S. Holm, "Adaptive beamforming applied to medical ultrasound imaging." IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol. 54, no. 8, pp. 1606-13, Aug. 2007.
- [3] A. E. A. Blomberg, A. Austeng, and R. E. Hansen, "Adaptive Beamforming Applied to a Cylindrical Sonar Array Using an Interpolated Array Transformation," *IEEE Journal of Oceanic Engineering*, vol. 37, no. 1, pp. 25–34, Jan. 2012.
- A. E. A. Blomberg, R. E. Hansen, S. A. V. Synnes, and A. Austeng, "Improved interferometric sonar performance in shallow water using adaptive beamforming," in Proceedings of the International Conference & Exhibition on Underwater Acoustic Measurements (UAM), Kos, Greece, June, 2011.
- S. Dursun, A. Austeng, R. E. Hansen, and S. Holm, "Minimum variance beamforming in active sonar imaging," in Proceedings of the 3rd International Conference & Exhibition on Underwater Acoustic Measurements: Technologies and Results, B. r. e. John S. Papadakis & Leif, Ed., 2009, pp. 1373-1378.
- [6] K. Lo, "Adaptive Array Processing for Wide-Band Active Sonars," IEEE Journal of Oceanic Engineering, vol. 29, no. 3, pp. 837–846, Jul. 2004.
- [7] B. Widrow, K. Duvall, R. Gooch, and W. Newman, "Signal cancellation phenomena in adaptive antennas: Causes and cures," IEEE Transactions on Antennas and Propagation, vol. 30, no. 3, pp. 469-478, May 1982.
- [8] H. L. Van Trees, Optimum Array Processing. New York, USA: John Wiley & Sons, Inc., Mar. 2002.
- [9] T. Kailath and T.-J. Shan, "Adaptive beamforming for coherent signals and interference," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 33, no. 3, pp. 527-536, Jun. 1985.
- [10] B. M. Asl and A. Mahloojifar, "A low-complexity adaptive beamformer for ultrasound imaging using structured covariance matrix." IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol. 59, no. 4, pp. 660-7, Apr. 2012.
- [11] A. Jakobsson, S. Marple, and P. Stoica, "Computationally efficient two-dimensional Capon spectrum analysis," IEEE Transactions on Signal Processing, vol. 48, no. 9, pp. 2651-2661, 2000.
- [12] C.-I. C. Nilsen and I. Hafizovic, "Digital beamforming using a GPU," in 2009 IEEE International Conference on Acoustics, Speech and Signal Processing. IEEE, Apr. 2009, pp. 609-612.
- [13] J. Chen, Y. Yiu, and H. So, "Real-time GPU-based adaptive beamformer for high quality ultrasound imaging," IEEE Ultrasonics Symposium, vol. 1, no. 1, pp. 1-4, 2011.
- [14] J. Chen, B. Y. Yiu, B. K. Hamilton, A. C. Yu, and H. K.-H. So, "Design space exploration of adaptive beamforming acceleration for bedside and portable medical ultrasound imaging," ACM SIGARCH Computer Architecture News, vol. 39, no. 4, p. 20, Dec. 2011.
- [15] D. Chapman, "Partial adaptivity for the large array," IEEE Transactions on Antennas and Propagation, vol. 24, no. 5, pp. 685-696, Sep. 1976.
 - vol. 56, no. 9, pp. 1868-1879, Sep. 2009.
- [17] J. P. Å sen, J. I. Buskenes, C.-I. C. Nilsen, A. Austeng, and S. Holm, Implementing Capon Beamforming on the GPU for Real Time Cardiac Ultrasound Imaging," in Proceedings IEEE Ultrasonics Symposium, 2012.
- J. P. Å sen, J. I. Buskenes, C.-I. Colombo Nilsen, A. Austeng, and S. Holm, "Implementing capon beamforming on a GPU for realtime cardiac ultrasound imaging." IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol. 61, no. 1, pp. 76-85, Jan.

- [19] J. I. Buskenes, J. P. Alesen, C.-I. C. Nilsen, and A. Austeng, "Adapting the minimum variance beamformer to a graphics processing unit for active sonar imaging systems," *The Journal of the Acoustical Society* of America, vol. 133, no. 5, p. 3613, 2013.
- [20] F. Harris, "On the use of windows for harmonic analysis with the discrete Fourier transform," *Proceedings of the IEEE*, vol. 66, no. 1, pp. 51–83, 1978.
- [21] J. Capon, "High-resolution frequency-wavenumber spectrum analysis," Proceedings of the IEEE, vol. 57, no. 8, pp. 1408–1418, 1969.
- [22] H. Cox, R. Zeskind, and M. Owen, "Robust adaptive beamforming," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 35, no. 10, pp. 1365–1376, Oct. 1987.
- [23] J. N. Maksym, "A robust formulation of an optimum cross-spectral beamformer for line arrays," *The Journal of the Acoustical Society of America*, vol. 65, no. 4, p. 971, 1979.
- [24] Nvidia, "Nvidia registered developers program."
- [25] V. V. U. Berkeley), "GTC: Better Performance at Lower Occupancy," 2010
- [26] Nvidia, CUDA C Programming Guide v4.2, 2012.
- [27] —, CUDA C Best Practices Guide v4.1, 2012.
- [28] R. E. Hansen, H. J. Callow, T. O. Sæ bø, S. A. Synnes, P. E. Hagen, G. Fossum, and B. Langli, "Synthetic aperture sonar in challenging environments: Results from the HISAS 1030." in *Proceedings of the 3rd International Conference & Exhibition on Underwater Acoustic Measurements: Technologies and Results*, 2009.



Jo Inge Buskenes received the B.Sc. degree in electrical engineering from Gjøvik College University, Norway, in 2007, and the M.Sc. degree in instrumentation for particle physics from the University of Oslo, Norway, in 2010. He is currently pursuing the Ph.D. degree in image reconstruction and technology at the University of Oslo.

His industry experience includes the European Organization for Nuclear Research (CERN), Geneva, Switzerland (2007-2008), and the Norwegian De-

fence Research Establishment, Kjeller, Norway (2009). He has lectured in digital signal processing at the Gjøvik College University (2009), and at the University of Oslo (2010-2012). His research interests include adaptive beamforming, digital image reconstruction, high performance computing, intelligent detector design and open source software.



Jon Petter Åsen (S'12) was born in Porsgrunn, Norway in 1986. He received the B.Sc. and M.Sc. degree in computer science from the University of Oslo, Norway, in 2010. He is currently pursuing his Ph.D. degree in medical ultrasound technology at the Norwegian University of Science and Technology (NTNU) Medical Imaging Lab (MI-Lab), Trondheim, Norway. His research interests include adaptive ultrasound processing techniques and acceleration of ultrasound algorithms using Graphics Processing Units (GPUs).



Carl-Inge Colombo Nilsen (S'06-M'10) received the M.Sc. and Ph.d. degrees in computer science from the University of Oslo, Norway, in 2005 and 2010. He is currently working at the University of Oslo as a postdoctoral research fellow. His research interests include signal and array processing for ultrasound imaging and other acoustic applications.



Andreas Austeng was born in Oslo, Norway, in 1970. He received the M.Sc. degree in physics in 1996 and the Ph.D. degree in computer science in 2001, both from the University of Oslo. Since 2001, he has been working at the Department of Informatics, University of Oslo, first as a postdoctoral research fellow and currently as an associate professor. His research interests include signal and array processing for acoustical imaging.