

Verilog + Verilator:
Develop & Simulate

Vivado: PL Block Design

Vivado: Synthesis










Vitis: Cross Compile

C: Traffic Generator











Zynq UltraScale+ MPSoC ZCU102

