

# **An Introduction to EDK and MicroBlaze™ Workshop (Part 2)**

## **Lab 1**



**February 2008  
Version 1.1**

## Lab Objectives

The objective of Lab 1 is to show how to use the IP creation wizard to create a simple custom IP, add the IP to an existing design and write a simple software application to test the IP.

## Lab Setup

This lab will require the following software and hardware setups.

### Software

The software requirements for this lab are:

- WindowsXP Professional (Windows2000 Professional also supported)
- Xilinx ISE 9.2i with Service Pack 3
- Xilinx EDK 9.2i with Service Pack 2
- Xilinx EDK BFM Package

### Hardware

The hardware setup for this lab is:

- Computer with 1 GB RAM and 1 GB virtual memory (recommended)
- Xilinx Spartan-3A DSP Starter board
- 5V power supply
- USB JTAG cable
- Serial cable

A Custom Memory Controller IP core will be created and added to an existing design. In order to test this memory controller, a Custom Memory Block IP core (already designed) will be attached to the memory controller so that the processor can verify the functionality of the controller. A high-level block diagram of the Lab 1 system is shown in the following figure.



- Create the custom IP using the IP Creation wizard. This will generate HDL templates that need to be modified by the user.
- Design the user logic portion of the custom IP and integrate it into the templates generated by the IP creation wizard.
- Import the custom IP using the IP Import wizard

The following figure shows the Custom Memory Controller I/O signals as well as its connection to the Custom Memory Block and the PLB interface. Although, this memory controller is designed to have separate data in and data out buses, it can easily be modified to support bi-directional data bus.





Figure 2 – Custom Memory Controller IP Core

### Creating the Custom Memory Controller IP Using the IP Creation Wizard


1. Start XPS via **Start > All Programs > Xilinx Platform Studio 9.2i > Xilinx Platform Studio**, the following dialog box will appear.
  - a) Select **Open a recent project**.
  - b) Click **OK** to continue (**Do Not** browse to the recent projects).

**Note:** If XPS is already started, simply select **File > Open Project** to open an existing project.




2. Browse to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1** folder, select **system.xmp** and click **Open**.


3. Invoke the **IP Creation** wizard by selecting **Hardware > Create or Import Peripheral** from the XPS GUI as shown in the following figure.




4. The **Create and Import Peripheral Wizard** dialog box will appear. Click **Next** to continue.




5. Select **Create templates for a new peripheral** and click **Next** to continue.



6. The following dialog box will appear indicating the custom IP core will be generated and stored in the **/pcores** folder of the Lab 1 project directory. Click **Next** to continue.



7. Enter **mem\_controller** for the name of the IP and leave the revision of the IP as **1.00.a**. Click **Next** to continue.



**Create Peripheral - Name and Version**

Indicate the name and version of your peripheral.

Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity.

Name:

Version: 1.00.a

Major revision:  Minor revision:  Hardware/Software compatibility revision:


Description:

Logical library name: mem\_controller\_v1\_00\_a

All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the logical library name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is used, or in EDK repositories indicated in the XPS project settings.

[More Info](#) [< Back](#) [Next >](#) [Cancel](#)

8. The custom IP core will be designed to connect to the PLB interface. So, select **Processor Local Bus (PLB v4.6)** and click **Next** to continue.



**Create Peripheral - Bus Interface**

Indicate the bus interface supported by your peripheral.

To which bus will this peripheral be attached?

☒ Processor Local Bus (PLB v4.6)

☐ Fast Simplex Link (FSL)

**ATTENTION**

Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) buses (including PLB v4.6 interconnect and OPB/PLB v3.4 interconnect) and the FSL interface.

NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface.

[CoreConnect Specification](#)

[PLB \(v4.6\) Slave IPIF Specification for single data beat transfer](#)

[PLB \(v4.6\) Slave IPIF Specification for burst data transfer](#)

[PLB \(v4.6\) Master IPIF Specification for single data beat transfer](#)

[PLB \(v4.6\) Master IPIF Specification for burst data transfer](#)


**Note**

Xilinx recommends using the new PLB v4.6 bus standard, however, the wizard still supports the OPB and PLB v3.4 bus interfaces.


☐ Enable OPB and PLB v3.4 bus interfaces

[More Info](#) [< Back](#) [Next >](#) [Cancel](#)

- c) Click **Next** to continue.




- continue.






11. The **User Memory Space** dialog box can be used to allow an IP connected to the processor bus to support multiple memory spaces. This feature is useful for memory controllers that need to be connected to different physical memory banks. For example, the controller can be designed to interface to SRAM, Flash and ZBT SRAM. In this case, the controller needs to decode three address spaces to generate the chip select for the three memory devices. For this design, a single memory space is used to interface to the memory. Accept the default settings and click **Next** to continue.




12. The **IP InterConnect (IPIC)** dialog box shows the signals that are used to interface the user logic to the **IP InterFace (IPIF)**. The IP creation wizard selects a set of signals based on the selected features in the **IPIF Services** dialog box (step 9). Accept the default settings and click **Next** to continue




13. Bus Functional Model (BFM) simulation is often used to perform a behavioral simulation of the custom IP prior to integrating the new IP into a system.

- Check the **Generate BFM simulation platform for ModelSim-SE or ModelSim-PE** box.
- Click **Next** to continue.




14. In the **(OPTIONAL) Peripheral Implementation Support** dialog box:

- Make sure the middle box is checked (**no other boxes should be checked**) as shown in the following figure. Checking this box allows the IP creation wizard to generate ISE and XST project files to help implement the custom IP using the XST synthesis tool.
- Click **Next** to continue.



15. The IP creation is completed. Click **Finish** to continue.



### Questions:

1. Which folder under the project directory is the custom IP stored in?
2. Which folder contains the VHDL templates for the custom IP?
3. What is the version of the MPD file for the custom IP?


### Implementing the User Logic Portion of the Custom IP

The IP creation wizard creates two VHDL templates for the custom IP core, a top-level VHDL template called **mem\_controller.vhd** and a user logic template called **user\_logic.vhd**. These files are located in the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl** folder of the custom IP core.

The **user\_logic.vhd** template must be modified by the user to include the core logic that interfaces the memory controller to the memory and also provides the interface to the IPIC. The IP creation wizard takes care of implementing the interface from IPIC to IPIF and from IPIF to PLB. Hence, the combination of the user logic and the portion implemented by the IP creation wizard completes the custom memory controller IP design.

In order to save time, the user logic portion of the **mem\_controller** IP and also the Custom Memory Block IP (**mem\_block**) that is used to test the controller have been implemented. Please follow the steps shown below to copy the **mem\_block** IP and the user logic portion of the **mem\_controller** IP core to the Lab 1 project folder.

1. Go to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc\ip\_cores** directory and copy the **mem\_block** folder to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores** folder. The **mem\_block** folder contains the IP core for the Custom Memory Block. The **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores** folder should look as shown in the following figure.



2. Go to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl** folder and open the **user\_logic.vhd** file (with WordPad).
  - a) Delete everything below the **-- Entity section** line as shown in the following figure.
  - b) Please keep the file open.

```
--USER libraries added here

-- Entity section

-- Definition of Generics:
-- C_SLV_AWIDTH           -- Slave interface address bus width
-- C_SLV_DWIDTH           -- Slave interface data bus width
-- C_NUM_MEM              -- Number of memory spaces
```

3. Go to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc\ip\_cores** folder and open the **user\_logic\_solution.vhd** file (with WordPad).
  - a) Copy the entire contents of the **user\_logic\_solution.vhd** file and paste it in the **user\_logic.vhd** file below the **-- Entity section** line.
  - b) Close the **user\_logic\_solution.vhd** file.
  - c) **Save and Close** the **user\_logic.vhd** file.

- Go to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl** folder and open the **mem\_controller.vhd** file (with WordPad). Locate the **User ports added here** line as shown in the following figure.

```
entity mem_controller is
  generic
  (
    -- ADD USER GENERICS BELOW THIS LINE -----
    --USER generics added here
    -- ADD USER GENERICS ABOVE THIS LINE -----

    -- DO NOT EDIT BELOW THIS LINE -----
    -- Bus protocol parameters, do not add to or delete
    C_SPLB_AWIDTH           : integer           := 32;
    C_SPLB_DWIDTH           : integer           := 128;
    C_SPLB_NUM_MASTERS       : integer           := 8;
    C_SPLB_MID_WIDTH        : integer           := 3;
    C_SPLB_NATIVE_DWIDTH    : integer           := 32;
    C_SPLB_P2P               : integer           := 0;
    C_SPLB_SUPPORT_BURSTS    : integer           := 0;
    C_SPLB_SMALLEST_MASTER   : integer           := 32;
    C_SPLB_CLK_PERIOD_PS     : integer           := 10000;
    C_FAMILY                 : string            := "virtex5";
    C_MEM0_BASEADDR          : std_logic_vector  := X"FFFFFFFF";
    C_MEM0_HIGHADDR          : std_logic_vector  := X"00000000";
    -- DO NOT EDIT ABOVE THIS LINE -----
  );
  port
  (
    -- ADD USER PORTS BELOW THIS LINE -----
    --USER ports added here
    -- ADD USER PORTS ABOVE THIS LINE -----

    -- DO NOT EDIT BELOW THIS LINE -----
    -- Bus protocol ports, do not add to or delete
    SPLB_Clk                : in  std_logic;
    SPLB_Rst                 : in  std_logic;
    PLB_ABus                 : in  std_logic_vector(0 to 31);
    PLB_UABus                : in  std_logic_vector(0 to 31);
    PLB_PAVvalid             : in  std_logic;
    PLB_SAVvalid             : in  std_logic;
    PLB_rdPrim               : in  std_logic;
    PLB_wrPrim               : in  std_logic;
    PLB_masterID             : in  std_logic_vector(0 to C_SPLB_MID
```

5. The **mem\_controller** IP ports must be added to the **mem\_controller.vhd** file. Replace the **User ports added here** line in the **mem\_controller.vhd** file with the text shown in the following figure.

```
mem_clk      : out std_logic;
mem_rst      : out std_logic;
mem_wen      : out std_logic;
mem_en       : out std_logic;
mem_rnw      : out std_logic;
mem_addr     : out std_logic_vector(0 to 19);
mem_data_in  : in  std_logic_vector(0 to 31) := (others => '0');
mem_data_out  : out std_logic_vector(0 to 31);
```

6. Scroll down in the **mem\_controller.vhd** file and locate the **User ports mapped here** line as shown in the following figure (toward the end of the file).

```
-----
-- instantiate User Logic
-----
USER_LOGIC_I : entity mem_controller_v1_00_a.user_logic
generic map
(
  -- MAP USER GENERICS BELOW THIS LINE -----
  --USER generics mapped here
  -- MAP USER GENERICS ABOVE THIS LINE -----

  C_SLV_AWIDTH      => USER_SLV_AWIDTH,
  C_SLV_DWIDTH      => USER_SLV_DWIDTH,
  C_NUM_MEM         => USER_NUM_MEM
)
port map
(
  -- MAP USER PORTS BELOW THIS LINE -----
  --USER ports mapped here
  -- MAP USER PORTS ABOVE THIS LINE -----

  Bus2IP_Clk      => ipif_Bus2IP_Clk,
  Bus2IP_Reset    => ipif_Bus2IP_Reset,
  Bus2IP_Addr     => ipif_Bus2IP_Addr,
  Bus2IP_CS       => ipif_Bus2IP_CS(USER_CS_INDEX),
  Bus2IP_RNW      => ipif_Bus2IP_RNW,
  Bus2IP_Data     => ipif_Bus2IP_Data,
  Bus2IP_BE       => ipif_Bus2IP_BE,
  IP2Bus_Data     => user_IP2Bus_Data,
  IP2Bus_RdAck    => user_IP2Bus_RdAck,
  IP2Bus_WrAck    => user_IP2Bus_WrAck,
  IP2Bus_Error    => user_IP2Bus_Error
);
```

7. The **mem\_controller** IP ports must be mapped to the ports of the **user\_logic.vhd** component instantiated in the **mem\_controller.vhd** file. Replace the **User ports mapped here** line in the **mem\_controller.vhd** file with the text shown in the following figure.


mem_clk	=> mem_clk,
mem_rst	=> mem_rst,
mem_wen	=> mem_wen,
mem_en	=> mem_en,
mem_rnw	=> mem_rnw,
mem_addr	=> mem_addr,
mem_data_in	=> mem_data_in,
mem_data_out	=> mem_data_out,

8. **Save and Close** the **mem\_controller.vhd** file.


### Importing the Custom IP Using the IP Import Wizard

Up to this point, the custom memory controller IP has been created using the IP Creation wizard and the user logic portion of this IP has been implemented. The last step of implementing a custom IP is to import the IP using the IP Import wizard.


1. Invoke the **IP Import** wizard by selecting **Hardware > Create or Import Peripheral** from the XPS GUI.




2. The **Create and Import Peripheral Wizard** dialog box will appear. Click **Next** to continue.



3. Select **Import existing peripheral** and click **Next** to continue.




4. The following dialog box will appear indicating the custom IP core will be imported and stored in the **/pcores** folder of the Lab 2 project directory. Click **Next** to continue.







5. In the **Import Peripheral - Name and Version** dialog box:
  - a) Select the **mem\_controller** from the drop-down box for the **Name** of the IP.
  - b) Check the **Use Version: 1.00.a** box as shown in the following figure.
  - c) Click **Next** to continue.




6. When the following dialog box appears, click **Yes** to continue.




7. Check the **HDL Source Files** box, since no other source type is used to implement this IP core. Click **Next** to continue.




8. In the **Import Peripheral - HDL Source Files** dialog box:
- Select **VHDL** for the IP implementation.
  - Select **Use existing Peripheral Analysis Order file (\*.pao)**.
  - Browse to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\mem\_controller\_v1\_00\_a\data** folder, select the **mem\_controller\_v2\_1\_0.pao** file and click **Open**.
  - Click **Next** to continue.




9. The **HDL Analysis Information** dialog box will appear. Click **Next** to continue.




10. Since the **mem\_controller** IP is designed to be attached to the **PLB**, check the **PLBV46 Slave (SPLB)**. Click **Next** to continue.




11. Since the **PLB** ports have not been modified in the **mem\_controller.vhd** file, leave the default net names and click **Next** to continue.




12. Since no registers are implemented in the custom IP, **un-check** the **Register Space** box.
- Check the **Memory Space**.
  - Click **Next** to continue.




13. There are no interrupt signals associated with the **mem\_controller** IP. Un-check the **Select and configure interrupt(s)** box and click **Next** to continue.




14. In the **Import Peripheral - Parameter Attributes** dialog box:
- Click on **C\_FAMILY**.
  - Double-click in the **Default Value** field and add **spartan3adsp** to the supported architecture for the **mem\_controller** IP in addition to the **virtex5** (in the **Default Value** field, the **virtex5** and **spartan3adsp** are separated by “:”). After modifying this field, hit the return key.
  - Click **Next** to continue.



15. No modifications will be made to the default port attributes. Click **Next** to continue (to view the default attributes for a port, click on a port as shown in the following figure).




16. You have successfully imported the **mem\_controller** IP. Click **Finish** to continue.




## Adding the Custom IP Core to the Design


1. Select **Project > Rescan User Repositories** from the XPS GUI to rescan the user pcores.
  - a. Click on the **IP Catalog** tab and expand the **Project Local pcores** IP category as shown in the following figure. The **mem\_block** as well as the **mem\_controller** IP cores are added to the **Project Local pcores** category.




2. Right-click on the **mem\_controller** IP and select **Add IP** as shown in the following figure.




- Use the same method to add the **mem\_block** IP core to the design. After adding the above IP cores to the design, the XPS **System Assembly View** of the project should look similar to the one shown in the following figure.



- The next step of adding an IP core is to connect the IP to the processor bus. Expand the **mem\_controller** IP core and click on the **SPLB** connection circle as shown in the following figure.




- After performing the above step, the **mem\_controller** IP will be connected to the **mb\_plb** as shown in the following figure.






- The next step is to connect the ports of the IP core. Click on the **Ports** tab and expand the **mem\_controller** IP to view its ports as shown in the following figure.



Name	Net	Direction	Range
External Ports			
microblaze_0			
ilmb			
dlmb			
mb_plb			
dlmb_cntlr			
ilmb_cntlr			
lmb_bram			
LEDs_8Bit			
xps_intc_0			
xps_timer_1			
xps_timer_0			
RS232_Uart_1			
debug_module			
proc_sys_reset_0			
DIP_Switches_8Bit			
clock_generator_0			
mem_block_0			
<b>mem_controller_0</b>			
mem_data_out	No Connection	0	[0:31]
mem_data_in	No Connection	1	[0:31]
mem_addr	No Connection	0	[0:19]
mem_mw	No Connection	0	
mem_en	No Connection	0	
mem_wen	No Connection	0	
mem_rst	No Connection	0	
mem_clk	No Connection	0	

- Click in the **No Connection** field of the **mem\_data\_out** port to select it, click again in the **No Connection** field and assign the **mem\_data\_out** net name to it, and hit the return key to continue.

Repeat the same steps to assign net names to the rest of the **mem\_controller** ports (please leave the **mem\_rnw** signal unconnected as this signal will not be used for this lab). After performing the above step, the **mem\_controller** net names should look as shown in the following figure.



<b>mem_controller_0</b>			
mem_data_out	mem_data_out	0	[0:31]
mem_data_in	mem_data_in	1	[0:31]
mem_addr	mem_addr	0	[0:19]
mem_mw	No Connection	0	
mem_en	mem_en	0	
mem_wen	mem_wen	0	
mem_rst	mem_rst	0	
mem_clk	mem_clk	0	

8. Expand the **mem\_block** IP core to view its ports.

Bus Interfaces Ports Addresses			
Name	Net	Direction	Range
External Ports			
microblaze_0			
ilmb			
dlmb			
mb_plb			
dlmb_cntlr			
ilmb_cntlr			
lmb_bram			
LEDs_8Bit			
xps_intc_0			
xps_timer_1			
xps_timer_0			
RS232_Uart_1			
debug_module			
proc_sys_reset_0			
DIP_Switches_8Bit			
clock_generator_0			
mem_block_0			
mem_data_out	No Connection	O	[0:31]
mem_data_in	No Connection	I	[0:31]
mem_addr	No Connection	I	[0:19]
mem_en	No Connection	I	
mem_wen	No Connection	I	
mem_rst	No Connection	I	
mem_clk	No Connection	I	
mem_controller_0			

9. Assign net names to the **mem\_block** IP ports as shown in the following figure.

**Note:** The **mem\_data\_in** of the **mem\_block** IP core must be connected to the **mem\_data\_out** bus (output of the mem\_controller IP) and the **mem\_data\_out** of the **mem\_block** IP core must be connected to the **mem\_data\_in** bus (input of the mem\_controller IP).

mem_block_0			
mem_data_out	mem_data_in	O	[0:31]
mem_data_in	mem_data_out	I	[0:31]
mem_addr	mem_addr	I	[0:19]
mem_en	mem_en	I	
mem_wen	mem_wen	I	
mem_rst	mem_rst	I	
mem_clk	mem_clk	I	

10. Since the **mem\_controller** IP connects to the processor bus, it must reside somewhere in the processor memory space. So, the next step is to assign address space to the IP core. Click on the **Addresses** tab and lock the address space for all IP cores with the exception of the **mem\_controller** IP core as shown in the following figure.

Addresses								
Instance	Name	Base Address	High Address	Size	Bus Interface(s)	Bus Connection	Lock	
dlmb_cntlr	C_BASEADDR	0x00000000	0x00007fff	32K	SLMB	dlmb	<input checked="" type="checkbox"/>	
ilmb_cntlr	C_BASEADDR	0x00000000	0x00007fff	32K	SLMB	ilmb	<input checked="" type="checkbox"/>	
debug_module	C_BASEADDR	0x84400000	0x8440ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
DIP_Switches_8Bit	C_BASEADDR	0x81400000	0x8140ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
LEDs_8Bit	C_BASEADDR	0x81420000	0x8142ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_intc_0	C_BASEADDR	0x81800000	0x8180ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_timer_1	C_BASEADDR	0x83c00000	0x83c0ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_timer_0	C_BASEADDR	0x83c40000	0x83c4ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
RS232_Uart_1	C_BASEADDR	0x84000000	0x8400ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
mem_controller_0	C_MEM0_BASEADDR			U	SPLB	mb_plb	<input type="checkbox"/>	

11. Prior to assigning address space to the **mem\_controller** IP, the MPD file for this IP must be modified to include minimum address size associated with this IP. Right-click on the **mem\_controller** IP and select **View MPD** to open the MPD file.

RS232_Uart_1	C_BASEADDR	0x84000000
mem_controller_0	C_MEM0_BASEADDR	
	Configure IP ...	
	View MPD	


12. Locate the line in the MPD file where the base address for the custom IP is defined as shown in the following figure.

```
1 #####
2 ##
3 ## Name      : mem_controller
4 ## Desc      : Microprocessor Peripheral Description
5 ##           : Automatically generated by PsfUtility
6 ##
7 #####
8
9 BEGIN mem_controller
10
11 ## Peripheral Options
12 OPTION IPTYPE = PERIPHERAL
13 OPTION IMP_NETLIST = TRUE
14 OPTION HDL = VHDL
15 OPTION IP_GROUP = MICROBLAZE:PPC:USER
16
17
18 ## Bus Interfaces
19 BUS_INTERFACE BUS = SPLB, BUS_TYPE = SLAVE, BUS_STD = PLBV46
20
21 ## Generics for VHDL or Parameters for Verilog
22 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB
23 PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB
24 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB
25 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB
26 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB
27 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB
28 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB
29 PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB
30 PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB
31 PARAMETER C_FAMILY = virtex5:spartan3adsp, DT = STRING
32 PARAMETER C_MEMO_BASEADDR = 0xffffffff, DT = std_logic_vector, BUS = SPLB, ADDRESS = BASE, PAIR = C_MEMO_HIGHADDR, ADDR_TYPE = MEMORY
33 PARAMETER C_MEMO_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB, ADDRESS = HIGH, PAIR = C_MEMO_BASEADDR, ADDR_TYPE = MEMORY
```


13. Edit the above line in the MPD file and add , **MIN\_SIZE = 0x1000** (you need to enter a comma followed by the **MIN\_SIZE = 0x1000** text) to the end of the line as shown in the following figure. Save the MPD file by selecting **File > Save** from the XPS GUI. **Close** the MPD file via black X in the upper right-hand corner of the screen (do not click on the red X or you will close the XPS GUI).

```
1 #####
2 ##
3 ## Name      : mem_controller
4 ## Desc      : Microprocessor Peripheral Description
5 ##           : Automatically generated by PsfUtility
6 ##
7 #####
8
9 BEGIN mem_controller
10
11 ## Peripheral Options
12 OPTION IPTYPE = PERIPHERAL
13 OPTION IMP_NETLIST = TRUE
14 OPTION HDL = VHDL
15 OPTION IP_GROUP = MICROBLAZE:PPC:USER
16
17
18 ## Bus Interfaces
19 BUS_INTERFACE BUS = SPLB, BUS_TYPE = SLAVE, BUS_STD = PLBV46
20
21 ## Generics for VHDL or Parameters for Verilog
22 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB
23 PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB
24 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB
25 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB
26 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB
27 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB
28 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB
29 PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB
30 PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB
31 PARAMETER C_FAMILY = virtex5:spartan3adsp, DT = STRING
32 PARAMETER C_MEMO_BASEADDR = 0xffffffff, DT = std_logic_vector, BUS = SPLB, ADDRESS = BASE, PAIR = C_MEMO_HIGHADDR, ADDR_TYPE = MEMORY, MIN_SIZE = 0x1000
33 PARAMETER C_MEMO_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB, ADDRESS = HIGH, PAIR = C_MEMO_BASEADDR, ADDR_TYPE = MEMORY
34
```


14. Since the custom IP MPD file has been modified, the user IP folder (/pcores) must be scanned to reflect the changes. Scan the /pcores folder by selecting **Project > Rescan User Repositories** from the XPS GUI.



You may need to click on the **System Assembly View** to view the address map.




15. Click on the **Generate Addresses** tab to generate address space for the **mem\_controller** IP core.



Address space will be assigned to the **mem\_controller** IP core as shown in the following figure.

Bus Interfaces Ports Addresses								
Instance	Name	Base Address	High Address	Size	Bus Interface(s)	Bus Connection	Lock	
dlmb_cntlr	C_BASEADDR	0x00000000	0x00007fff	32K	SLMB	dlmb	<input checked="" type="checkbox"/>	
ilmb_cntlr	C_BASEADDR	0x00000000	0x00007fff	32K	SLMB	ilmb	<input checked="" type="checkbox"/>	
debug_module	C_BASEADDR	0x84400000	0x8440ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
DIP_Switches_8Bit	C_BASEADDR	0x81400000	0x8140ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
LEDs_8Bit	C_BASEADDR	0x81420000	0x8142ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_intc_0	C_BASEADDR	0x81800000	0x8180ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_timer_1	C_BASEADDR	0x83c00000	0x83c0ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
xps_timer_0	C_BASEADDR	0x83c40000	0x83c4ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
RS232_Uart_1	C_BASEADDR	0x84000000	0x8400ffff	64K	SPLB	mb_plb	<input checked="" type="checkbox"/>	
mem_controller_0	C_MEM0_BASEADDR	0xc1000000	0xc100ffff	64K	SPLB	mb_plb	<input type="checkbox"/>	


16. Click on the **Project** tab and double-click on the **system.mhs** file to open it.



17. Notice the **mem\_controller** and the **mem\_block** IP cores are instantiated in the MHS file as shown in the following figure (the **mem\_controller** and the **mem\_block** IP core instantiations will be at the end of the MHS file).


```
197 BEGIN mem_controller
198     PARAMETER INSTANCE = mem_controller_0
199     PARAMETER HW_VER = 1.00.a
200     PARAMETER C_MEM0_BASEADDR = 0xc1000000
201     PARAMETER C_MEM0_HIGHADDR = 0xc100ffff
202     BUS_INTERFACE SPLB = mb_plb
203     PORT mem_data_out = mem_data_out
204     PORT mem_data_in = mem_data_in
205     PORT mem_addr = mem_addr
206     PORT mem_en = mem_en
207     PORT mem_wen = mem_wen
208     PORT mem_rst = mem_rst
209     PORT mem_clk = mem_clk
210 END
211
212 BEGIN mem_block
213     PARAMETER INSTANCE = mem_block_0
214     PORT mem_data_out = mem_data_in
215     PORT mem_data_in = mem_data_out
216     PORT mem_addr = mem_addr
217     PORT mem_en = mem_en
218     PORT mem_wen = mem_wen
219     PORT mem_rst = mem_rst
220     PORT mem_clk = mem_clk
221 END
```

18. Now that the **mem\_controller** and the **mem\_block** IP cores have been added to the design, the new hardware platform needs to be re-implemented. Generate a bitstream for the design by selecting **Hardware > Generate Bitstream** from the XPS GUI as shown in the following figure.




### Application Software

A simple software application (**user\_application\_2.c**) has been written for this lab. This software will be used to test the custom memory controller IP core in the design. The following figure shows a flow chart for this program.




## Setting up Drivers

1. Invoke the **Software Platform Settings** dialog box from the XPS GUI as shown in the following figure.



2. Click on the **Drivers** option (as shown in the following figure) and verify the **generic** version **1.00.a** driver is assigned to the **mem\_controller** IP core. Click **OK** to continue.




## Adding a New Software Project

In the following sections, a new software project will be added to the design and source files will be included to test the **mem\_controller** IP core.


1. Copy the **user\_application\_2** folder from the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc** directory to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1** folder. The **user\_application\_2** folder contains the application software for the Lab 1.




- Click on the **Applications** tab in the XPS GUI, right-click on the **Add Software Application Project** and then select **Add SW Application Project** as shown in the following figure. The **Add SW Application Project** dialog box will appear.




- Enter **user\_application\_2** for the Project Name and click **OK** to continue.




- After performing the above step, the **user\_application\_2** software project will be added to the project as shown in the following figure.




- Right-click on the **user\_application\_1** software project and **un-check** the **Mark to Initialize BRAMs**. This will prevent the **user\_application\_1** software to be loaded into the FPGA Block RAMs when the bit file is loaded into the FPGA.




- Right-click on the **user\_application\_2** software project and **check** the **Mark to Initialize BRAMs** as shown in the following figure. This will allow the **user\_application\_2** software to be loaded into the FPGA Block RAM when the bit file is downloaded to the FPGA.




7. After performing the above step, the software projects should look as shown in the following figure. The **user\_application\_1** is marked not to be loaded into the FPGA Block RAM and the **user\_application\_2** software project is marked to be loaded into the FPGA Block RAM.




8. After adding the **user\_application\_2** software project to the design, source files must be added to this software project.
- Right-click on the **Sources** under the **user\_application\_2** software project and then select **Add Existing Files** to add source files to the **user\_application\_2** software project.
  - Browse to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\user\_application\_2** folder, select **user\_application\_2.c** and then click **Open**.




9. Prior to compiling the **user\_application\_2** source files, compiler options must be set for this software project and a linker script must be assigned to it as well. Right-click on **user\_application\_2** project and then select **Set Compiler Options** to invoke the **Set Compiler Options** dialog box.



10. The **Set Compiler Options** dialog box will appear with the **Environment** tab as default.
- Make sure **Application Mode** is set to **Executable** (default setting).
  - Check the **Use Custom Linker Script** box.
  - Under the **Linker Script** section, browse to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\TestApp\_Memory\src** folder, select **TestApp\_Memory\_LinkScr.ld** file and click **Open**. The **Memory Test** linker script can be used for the **user\_application\_2** software project since both programs are mapped to be stored in the FPAG Block RAM.
  - Click **OK** to continue.



11. After adding the **user\_application\_2.c** and the **TestApp\_Memory\_LinkScr.ld** linker script to the **user\_application\_2** software project, the project should look as shown in the following figure.



## Setting Up the Development Board

Please follow the steps shown below to review the jumper settings on the board and run the program.

1. Verify the Power switch, **SW1**, is in the **OFF** position.
2. Install jumpers on JP9 pins 3-4 and 5-6 (Mode: M1 and M2)
3. Install jumpers on JP6 pins 1-2 and 3-4
4. Install a jumper on JP11 pins 1-2 (SUSPEND OFF)
5. Install jumpers on JP10 pins 1-2 and 3-4 (3.3V voltage regulator)
6. Install jumpers on JP5 pins 1-2 and 3-4 (1.2V voltage regulator)
7. Install jumpers on JP4 pins 1-2 and 3-4 (2.5V voltage regulator)
8. Install a jumper on JP1 pins 1-2
9. Install a jumper on JP2 pins 1-2 (EXP JX1 VCCO voltage selection)
10. Install a jumper on JP3 pins 1-2 (EXP JX2 VCCO voltage selection)
11. Connect the power supply to the J5 connector on the Spartan-3A DSP Starter board and also plug it into the AC outlet.
12. Connect the USB JTAG cable to J2 and the USB port of the PC.
13. Connect a straight through RS232 cable to the board DB-9 connector (P2) and the serial port of the PC.
14. Slide the power switch to the **ON** position


## Downloading the bit file and running the program

1. Double-click the desktop icon below to start a HyperTerminal session. Alternatively go to the **C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc** folder and double-click on the **19200.ht** file to start a HyperTerminal session




The HyperTerminal is set to 19200 baud rate, 8 bits, 1 stop bit, no parity and no hardware flow control to match the settings for the RS232 port during the BSB wizard design creation

2. Compile the **user\_application\_2** software and download the bit file to the board from the XPS GUI by selecting **Device Configuration > Download Bitstream** as shown in the following figure (invoking the **Download Bitstream** will automatically compile the **user\_application\_2** software and also run the **Update Bitstream**).



3. You should see the following on the HyperTerminal (only 16 memory locations are tested, however, the **user\_application\_2.c** file can easily be modified to test all 512 **mem\_block** memory locations). Make sure the test passes by examining the data written and data read values.



4. Close the project by selecting **File > Close Project** from the XPS GUI.

## Lab 1 Conclusions

Here is a summary of what you have accomplished during the Lab 1 exercise:

- Created a custom IP using the IP creation wizard
- Added the custom IP to the design
- Added a new software project to the design
- Built the design and ran the new software on the Spartan-3A DSP Starter board

## Revision History

Date	Version	Revision
11/5/07	1.0	Initial Release
2/29/08	1.1	Updated for EDK 9.2.02.

## Answers to questions:

1. The custom IP is stored in the **Lab1\pcores** folder.
2. The custom IP VHDL templates are located in the **Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl** folder.
3. The MPD file for the custom IP (**mem\_controller\_v2\_1\_0.mpd**) is located in the **Lab1\pcores\mem\_controller\_v1\_00\_a\data** folder. The version of the MPD file is **v2\_1\_0**.