# An Introduction to EDK and MicroBlaze<sup>TM</sup> Workshop (Part 2)

## Lab 1



February 2008 Version 1.1



## **Lab Objectives**

The objective of Lab 1 is to show how to use the IP creation wizard to create a simple custom IP, add the IP to an existing design and write a simple software application to test the IP.

## Lab Setup

This lab will require the following software and hardware setups.

#### **Software**

The software requirements for this lab are:

- WindowsXP Professional (Windows2000 Professional also supported)
- Xilinx ISE 9.2i with Service Pack 3
- Xilinx EDK 9.2i with Service Pack 2
- Xilinx EDK BFM Package

#### **Hardware**

The hardware setup for this lab is:

- Computer with 1 GB RAM and 1 GB virtual memory (recommended)
- Xilinx Spartan-3A DSP Starter board
- 5V power supply
- USB JTAG cable
- Serial cable



### **Creating a Custom IP**

A Custom Memory Controller IP core will be created and added to an existing design. In order to test this memory controller, a Custom Memory Block IP core (already designed) will be attached to the memory controller so that the processor can verify the functionality of the controller. A high-level block diagram of the Lab 1 system is shown in the following figure.




Figure 1 – Lab 1 System Block Diagram

The custom IP creation consists of the following steps:

- Create the custom IP using the IP Creation wizard. This will generate HDL templates that need to be modified by the user.
- Design the user logic portion of the custom IP and integrate it into the templates generated by the IP creation wizard.
- Import the custom IP using the IP Import wizard

#### **Custom Memory Controller IP Core**

The following figure shows the Custom Memory Controller I/O signals as well as its connection to the Custom Memory Block and the PLB interface. Although, this memory controller is designed to have separate data in and data out buses, it can easily be modified to support bi-directional data bus.







Figure 2 – Custom Memory Controller IP Core

#### Creating the Custom Memory Controller IP Using the IP Creation Wizard

- 1. Start XPS via **Start > All Programs > Xilinx Platform Studio 9.2i > Xilinx Platform Studio**, the following dialog box will appear.
  - a) Select Open a recent project.
  - b) Click **OK** to continue (**Do Not** browse to the recent projects).


**Note**: If XPS is already started, simply select **File > Open Project** to open an existing project.




2. Browse to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1 folder, select system.xmp and click Open.



3. Invoke the **IP** Creation wizard by selecting **Hardware** > Create or Import **Peripheral** from the XPS GUI as shown in the following figure.




4. The **Create and Import Peripheral Wizard** dialog box will appear. Click **Next** to continue.






5. Select Create templates for a new peripheral and click Next to continue.




6. The following dialog box will appear indicating the custom IP core will be generated and stored in the **/pcores** folder of the Lab 1 project directory. Click **Next** to continue.






7. Enter **mem\_controller** for the name of the IP and leave the revision of the IP as **1.00.a**. Click **Next** to continue.




8. The custom IP core will be designed to connect to the PLB interface. So, select **Processor Local Bus (PLB v4.6)** and click **Next** to continue.






- 9. This memory controller IP needs to provide address, data, and control signals to the memory it connects to. So, in the **IPIF** (**IP Interface**) **Services** dialog box:
  - a) Un-check the User logic software register.
  - b) Check the User Logic Memory Space.
  - c) Click **Next** to continue.



10. In the **Slave Interface** dialog box, accept the default settings and click **Next** to continue.







11. The **User Memory Space** dialog box can be used to allow an IP connected to the processor bus to support multiple memory spaces. This feature is useful for memory controllers that need to be connected to different physical memory banks.

For example, the controller can be designed to interface to SRAM, Flash and ZBT SRAM. In this case, the controller needs to decode three address spaces to generate

SRAM. In this case, the controller needs to decode three address spaces to generate the chip select for the three memory devices. For this design, a single memory space is used to interface to the memory. Accept the default settings and click **Next** to continue.




12. The **IP InterConnect (IPIC)** dialog box shows the signals that are used to interface the user logic to the **IP InterFace (IPIF)**. The IP creation wizard selects a set of signals based on the selected features in the **IPIF Services** dialog box (step 9). Accept the default settings and click **Next** to continue






- 13. Bus Functional Model (BFM) simulation is often used to perform a behavioral simulation of the custom IP prior to integrating the new IP into a system.
  - a) Check the Generate BFM simulation platform for ModelSim-SE or ModelSim-PE box.
  - b) Click **Next** to continue.




- 14. In the **(OPTIONAL) Peripheral Implementation Support** dialog box:
  - a) Make sure the middle box is checked (**no other boxes should be checked**) as shown in the following figure. Checking this box allows the IP creation wizard to generate ISE and XST project files to help implement the custom IP using the XST synthesis tool.
  - b) Click **Next** to continue.





#### 15. The IP creation is completed. Click **Finish** to continue.



#### Questions:

- 1. Which folder under the project directory is the custom IP stored in?
- 2. Which folder contains the VHDL templates for the custom IP?
- 3. What is the version of the MPD file for the custom IP?

#### Implementing the User Logic Portion of the Custom IP


The IP creation wizard creates two VHDL templates for the custom IP core, a top-level VHDL template called **mem\_controller.vhd** and a user logic template called **user\_logic.vhd**. These files are located in the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl\folder of the custom IP core.

The **user\_logic.vhd** template must be modified by the user to include the core logic that interfaces the memory controller to the memory and also provides the interface to the IPIC. The IP creation wizard takes care of implementing the interface from IPIC to IPIF and from IPIF to PLB. Hence, the combination of the user logic and the portion implemented by the IP creation wizard completes the custom memory controller IP design.


In order to save time, the user logic portion of the **mem\_controller** IP and also the Custom Memory Block IP (**mem\_block**) that is used to test the controller have been implemented. Please follow the steps shown below to copy the **mem\_block** IP and the user logic portion of the **mem\_controller** IP core to the Lab 1 project folder.



1. Go to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc\ip\_cores directory and copy the mem\_block folder to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores folder. The mem\_block folder contains the IP core for the Custom Memory Block. The C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores folder should look as shown in the following figure.



- 2. Go to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\ mem\_controller\_v1\_00\_a\hdl\vhdl folder and open the user\_logic.vhd file (with WordPad).
  - a) Delete everything below the -- **Entity section** line as shown in the following figure.
  - b) Please keep the file open.



- 3. Go to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc\ip\_cores folder and open the user\_logic\_solution.vhd file (with WordPad).
  - a) Copy the entire contents of the **user\_logic\_solution.vhd** file and paste it in the **user\_logic.vhd** file below the -- **Entity section** line.
  - b) Close the **user\_logic\_solution.vhd** file.
  - c) Save and Close the user\_logic.vhd file.



4. Go to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores\
mem\_controller\_v1\_00\_a\hdl\vhdl folder and open the mem\_controller.vhd file
(with WordPad). Locate the User ports added here line as shown in the following figure.

```
entity mem controller is
  generic
    -- ADD USER GENERICS BELOW THIS LINE -----
    --USER generics added here
    -- ADD USER GENERICS ABOVE THIS LINE -----
    -- DO NOT EDIT BELOW THIS LINE -----
    -- Bus protocol parameters, do not add to or delete
                                     : integer
    C SPLB AWIDTH
                                                               := 32;
    C SPLB DWIDTH
                                                              := 128;
                                     : integer
   C_SPLB_DWIDTH : integer
C_SPLB_NUM_MASTERS : integer
C_SPLB_MID_WIDTH : integer
C_SPLB_NATIVE_DWIDTH : integer
C_SPLB_P2P : integer
C_SPLB_SUPPORT_BURSTS : integer
C_SPLB_SMALLEST_MASTER : integer
C_SPLB_CLK_PERIOD_PS : integer
C_FAMILY : etrica
                                                              := 8;
                                                              := 32;
                                                              := 0;
                                                              := 0;
                                     : integer
: string
: std logic
                                                              := 32;
                                                              := 10000;
    C_FAMILY : string := "virtex5";
C_MEMO_BASEADDR : std_logic_vector := X"FFFFFFFF";
C_MEMO_HIGHADDR : std_logic_vector := X"000000000"
    C FAMILY
                                                              := "virtex5";
    -- DO NOT EDIT ABOVE THIS LINE -----
  );
  port
     -- ADD USER PORTS BELOW THIS LINE -----
    --USER ports added here
     -- ADD USER PORTS ABOVE THIS LINE -----
    -- DO NOT EDIT BELOW THIS LINE -----
    -- Bus protocol ports, do not add to or delete
    SPLB Clk
                                     : in std logic;
    SPLB Rst
                                     : in std logic;
    PLB ABus
                                     : in std logic vector(0 to 31);
                                      : in std logic vector(0 to 31);
    PLB UABus
    PLB PAValid
                                      : in std logic;
    PLB SAValid
                                     : in std logic;
    PLB rdPrim
                                     : in std logic;
    PLB wrPrim
                                     : in std logic;
                                : in std_logic_vector(0 to C_SPLB_MID
    PLB masterID
```



5. The **mem\_controller** IP ports must be added to the **mem\_controller.vhd** file. Replace the **User ports added here** line in the **mem\_controller.vhd** file with the text shown in the following figure.

6. Scroll down in the **mem\_controller.vhd** file and locate the **User ports mapped here** line as shown in the following figure (toward the end of the file).

```
-- instantiate User Logic
USER LOGIC I : entity mem controller v1 00 a.user logic
 generic map
   -- MAP USER GENERICS BELOW THIS LINE -----
   --USER generics mapped here
   -- MAP USER GENERICS ABOVE THIS LINE -----
   C SLV AWIDTH
                                => USER SLV AWIDTH,
   C SLV DWIDTH
                                => USER SLV DWIDTH,
   C NUM MEM
                                 => USER NUM MEM
 )
 port map
    -- MAP USER PORTS BELOW THIS LINE -----
   --USER ports mapped here
   -- MAP USER PORTS ABOVE THIS LINE -----
   Bus2IP Clk
                                 => ipif Bus2IP Clk,
   Bus2IP Reset
                                 => ipif Bus2IP Reset,
   Bus2IP Addr
                                 => ipif Bus2IP Addr,
   Bus2IP CS
                                 => ipif Bus2IP CS(USER CS INDEX
   Bus2IP RNW
                                 => ipif Bus2IP RNW,
   Bus2IP Data
                                 => ipif Bus2IP Data,
   Bus2IP BE
                                 => ipif Bus2IP BE,
   IP2Bus Data
                                 => user IP2Bus Data,
   IP2Bus RdAck
                                 => user IP2Bus RdAck,
   IP2Bus WrAck
                                => user IP2Bus WrAck,
   IP2Bus Error
                                 => user IP2Bus Error
```



7. The mem\_controller IP ports must be mapped to the ports of the user\_logic.vhd component instantiated in the mem\_controller.vhd file. Replace the User ports mapped here line in the mem\_controller.vhd file with the text shown in the following figure.

```
=> mem_clk,
mem clk
mem rst
                   => mem rst,
mem wen
                   => mem wen,
mem en
                     mem en,
mem rnw
                      mem rnw,
mem addr
                      mem addr,
mem data in
                     mem data in,
                   => mem_data out,
mem data out
```

8. Save and Close the mem\_controller.vhd file.


#### Importing the Custom IP Using the IP Import Wizard

Up to this point, the custom memory controller IP has been created using the IP Creation wizard and the user logic portion of this IP has been implemented. The last step of implementing a custom IP is to import the IP using the IP Import wizard.

1. Invoke the **IP Import** wizard by selecting **Hardware** > **Create** or **Import Peripheral** from the XPS GUI.




2. The **Create and Import Peripheral Wizard** dialog box will appear. Click **Next** to continue.






3. Select **Import existing peripheral** and click **Next** to continue.




4. The following dialog box will appear indicating the custom IP core will be imported and stored in the **/pcores** folder of the Lab 2 project directory. Click **Next** to continue.






- 5. In the **Import Peripheral Name and Version** dialog box:
  - a) Select the **mem\_controller** from the drop-down box for the **Name** of the IP.
  - b) Check the Use Version: 1.00.a box as shown in the following figure.
  - c) Click **Next** to continue.




6. When the following dialog box appears, click **Yes** to continue.






7. Check the **HDL Source Files** box, since no other source type is used to implement this IP core. Click **Next** to continue.




- 8. In the **Import Peripheral HDL Source Files** dialog box:
  - a) Select **VHDL** for the IP implementation.
  - b) Select Use existing Peripheral Analysis Order file (\*.pao).
  - c) Browse to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\pcores \mem\_controller\_v1\_00\_a\data folder, select the mem\_controller\_v2\_1\_0.pao file and click Open.
  - d) Click **Next** to continue.






9. The **HDL Analysis Information** dialog box will appear. Click **Next** to continue.




10. Since the mem\_controller IP is designed to be attached to the PLB, check the PLBV46 Slave (SPLB). Click Next to continue.






11. Since the **PLB** ports have not been modified in the **mem\_controller.vhd** file, leave the default net names and click **Next** to continue.




- 12. Since no registers are implemented in the custom IP, **un-check** the **Register Space** box.
  - a) Check the **Memory Space**.
  - b) Click **Next** to continue.






13. There are no interrupt signals associated with the **mem\_controller** IP. Un-check the **Select and configure interrupt(s)** box and click **Next** to continue.




- 14. In the **Import Peripheral Parameter Attributes** dialog box:
  - a) Click on **C\_FAMILY**.
  - b) Double-click in the **Default Value** field and add **spartan3adsp** to the supported architecture for the **mem\_controller** IP in addition to the **virtex5** (in the **Default Value** field, the **virtex5** and **spartan3adsp** are separated by ":"). After modifying this field, hit the return key.
  - c) Click Next to continue.






15. No modifications will be made to the default port attributes. Click **Next** to continue (to view the default attributes for a port, click on a port as shown in the following figure).




16. You have successfully imported the **mem\_controller** IP. Click **Finish** to continue.





#### Adding the Custom IP Core to the Design

- 1. Select **Project** > **Rescan User Repositories** from the XPS GUI to rescan the user pcores.
  - a. Click on the **IP Catalog** tab and expand the **Project Local pcores** IP category as shown in the following figure. The **mem\_block** as well as the **mem\_controller** IP cores are added to the **Project Local pcores** category.




2. Right-click on the **mem\_controller** IP and select **Add IP** as shown in the following figure.







3. Use the same method to add the **mem\_block** IP core to the design. After adding the above IP cores to the design, the XPS **System Assembly View** of the project should look similar to the one shown in the following figure.



4. The next step of adding an IP core is to connect the IP to the processor bus. Expand the **mem\_controller** IP core and click on the **SPLB** connection circle as shown in the following figure.




5. After performing the above step, the **mem\_controller** IP will be connected to the **mb\_plb** as shown in the following figure.






6. The next step is to connect the ports of the IP core. Click on the **Ports** tab and expand the **mem\_controller** IP to view its ports as shown in the following figure.




7. Click in the **No Connection** field of the **mem\_data\_out** port to select it, click again in the **No Connection** field and assign the **mem\_data\_out** net name to it, and hit the return key to continue.

Repeat the same steps to assign net names to the rest of the **mem\_controller** ports (please leave the **mem\_rnw** signal unconnected as this signal will not be used for this lab). After performing the above step, the **mem\_controller** net names should look as shown in the following figure.






8. Expand the **mem\_block** IP core to view its ports.




9. Assign net names to the **mem\_block** IP ports as shown in the following figure.

**Note**: The **mem\_data\_in** of the **mem\_block** IP core must be connected to the **mem\_data\_out** bus (output of the mem\_controller IP) and the **mem\_data\_out** of the **mem\_block** IP core must be connected to the **mem\_data\_in** bus (input of the mem\_controller IP).





10. Since the **mem\_controller** IP connects to the processor bus, it must reside some where in the processor memory space. So, the next step is to assign address space to the IP core. Click on the **Addresses** tab and lock the address space for all IP cores with the exception of the **mem\_controller** IP core as shown in the following figure.



11. Prior to assigning address space to the **mem\_controller** IP, the MPD file for this IP must be modified to include minimum address size associated with this IP. Right-click on the **mem\_controller** IP and select **View MPD** to open the MPD file.






12. Locate the line in the MPD file where the base address for the custom IP is defined as shown in the following figure.

```
##
    ## Name
                : mem controller
    ## Desc
                : Microprocessor Peripheral Description
    ##
                : Automatically generated by PsfUtility
    ##
    -----
    BEGIN mem controller
10
11
    ## Peripheral Options
    OPTION IPTYPE = PERIPHERAL
    OPTION IMP NETLIST = TRUE
    OPTION HDL = VHDL
15
    OPTION IP_GROUP = MICROBLAZE:PPC:USER
16
17
18
    ## Bus Interfaces
    BUS_INTERFACE BUS = SPLB, BUS_TYPE = SLAVE, BUS_STD = PLBV46
19
20
    ## Generics for VHDL or Parameters for Verilog
21
    PARAMETER C SPLB AWIDTH = 32, DT = INTEGER, BUS = SPLB PARAMETER C SPLB DWIDTH = 128, DT = INTEGER, BUS = SPLB
22
23
    PARAMETER C SPLB NUM MASTERS = 8, DT = INTEGER, BUS = SPLB PARAMETER C SPLB MID WIDTH = 3, DT = INTEGER, BUS = SPLB
    PARAMETER C SPLB NATIVE DWIDTH = 32, DT = INTEGER, BUS = SPLB
    PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB
    PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB
    PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB
29
30
    PARAMETER C SPLB CLK PERIOD PS = 10000, DT = INTEGER, BUS = SPLB
    PARAMETER C_FAMILY = virtex5:spartan3adsp, DT = STRING
    FARAMETER C MEMO BASEADDR = 0xffffffff, DT = std logic vector, BUS = SPLB, ADDRESS = BASE, PAIR = C MEMO HIGHADDR, ADDR TYPE = MEMORY
32
    FARAMETER C_MEMO_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB, ADDRESS = HIGH, PAIR = C_MEMO_BASEADDR, ADDR_TYPE = MEMORY
```


13. Edit the above line in the MPD file and add , MIN\_SIZE = 0x1000 (you need to enter a comma followed by the MIN\_SIZE = 0x1000 text) to the end of the line as shown in the following figure. Save the MPD file by selecting File > Save from the XPS GUI. Close the MPD file via black X in the upper right-hand corner of the screen (do not click on the red X or you will close the XPS GUI).



14. Since the custom IP MPD file has been modified, the user IP folder (/pcores) must be scanned to reflect the changes. Scan the /pcores folder by selecting **Project** > **Rescan User Repositories** from the XPS GUI.




You may need to click on the **System Assembly View** to view the address map.



15. Click on the **Generate Addresses** tab to generate address space for the **mem\_controller** IP core.




Address space will be assigned to the **mem\_controller** IP core as shown in the following figure.





16. Click on the **Project** tab and double-click on the **system.mhs** file to open it.



17. Notice the **mem\_controller** and the **mem\_block** IP cores are instantiated in the MHS file as shown in the following figure (the **mem\_controller** and the **mem\_block** IP core instantiations will be at the end of the MHS file).

```
BEGIN mem controller
197
198
      PARAMETER INSTANCE = mem controller 0
      PARAMETER HW VER = 1.00.a
199
200
      PARAMETER C MEMO BASEADDR = 0xc1000000
      PARAMETER C MEMO HIGHADDR = 0xc100ffff
201
      BUS INTERFACE SPLB = mb plb
202
203
      PORT mem data out = mem data out
204
      PORT mem data in = mem data in
      PORT mem addr = mem addr
205
      PORT mem en = mem en
206
207
      PORT mem wen = mem wen
208
      PORT mem rst = mem rst
      PORT mem clk = mem clk
209
210
     END
211
212
     BEGIN mem block
     PARAMETER INSTANCE = mem_block_0
213
      PORT mem data out = mem data in
214
215
      PORT mem data in = mem data out
      PORT mem addr = mem addr
216
217
      PORT mem en = mem en
      PORT mem wen = mem wen
218
219
      PORT mem rst = mem rst
220
      PORT mem clk = mem clk
221
```




18. Now that the **mem\_controller** and the **mem\_block** IP cores have been added to the design, the new hardware platform needs to be re-implemented. Generate a bitstream for the design by selecting **Hardware** > **Generate Bitstream** from the XPS GUI as shown in the following figure.



#### **Application Software**

A simple software application (user\_application\_2.c) has been written for this lab. This software will be used to test the custom memory controller IP core in the design. The following figure shows a flow chart for this program.






#### **Setting up Drivers**

1. Invoke the **Software Platform Settings** dialog box from the XPS GUI as shown in the following figure.



2. Click on the **Drivers** option (as shown in the following figure) and verify the **generic** version **1.00.a** driver is assigned to the **mem\_controller** IP core. Click **OK** to continue.




#### Adding a New Software Project

In the following sections, a new software project will be added to the design and source files will be included to test the **mem\_controller** IP core.


Copy the user\_application\_2 folder from the
 C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc directory to the
 C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1 folder. The user\_application\_2 folder contains the application software for the Lab 1.



2. Click on the **Applications** tab in the XPS GUI, right-click on the **Add Software Application Project** and then select **Add SW Application Project** as shown in the following figure. The **Add SW Application Project** dialog box will appear.




3. Enter **user\_application\_2** for the Project Name and click **OK** to continue.







4. After performing the above step, the **user\_application\_2** software project will be added to the project as shown in the following figure.



5. Right-click on the user\_application\_1 software project and un-check the Mark to Initialize BRAMs. This will prevent the user\_application\_1 software to be loaded into the FPGA Block RAMs when the bit file is loaded into the FPGA.




6. Right-click on the user\_application\_2 software project and check the Mark to Initialize BRAMs as shown in the following figure. This will allow the user\_application\_2 software to be loaded into the FPGA Block RAM when the bit file is downloaded to the FPGA.






7. After performing the above step, the software projects should look as shown in the following figure. The **user\_application\_1** is marked not to be loaded into the FPGA Block RAM and the **user\_application\_2** software project is marked to be loaded into the FPGA Block RAM.



- 8. After adding the **user\_application\_2** software project to the design, source files must be added to this software project.
  - a) Right-click on the Sources under the user\_application\_2 software project and then select Add Existing Files to add source files to the user\_application\_2 software project.
  - b) Browse to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\user\_application\_2 folder, select user\_application\_2.c and then click Open.






9. Prior to compiling the **user\_application\_2** source files, compiler options must be set for this software project and a linker script must be assigned to it as well. Right-click on **user\_application\_2** project and then select **Set Compiler Options** to invoke the **Set Compiler Options** dialog box.



- 10. The **Set Compiler Options** dialog box will appear with the **Environment** tab as default.
  - a) Make sure **Application Mode** is set to **Executable** (default setting).
  - b) Check the Use Custom Linker Script box.
  - c) Under the **Linker Script** section, browse to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Lab1\TestApp\_Memory\src older, select TestApp\_Memory\_LinkScr.ld file and click Open. The Memory Test linker script can be used for the user\_application\_2 software project since both programs are mapped to be stored in the FPAG Block RAM.
  - d) Click **OK** to continue.





11. After adding the user\_application\_2.c and the TestApp\_Memory\_LinkScr.ld linker script to the user\_application\_2 software project, the project should look as shown in the following figure.



#### **Setting Up the Development Board**

Please follow the steps shown below to review the jumper settings on the board and run the program.

- 1. Verify the Power switch, **SW1**, is in the **OFF** position.
- 2. Install jumpers on JP9 pins 3-4 and 5-6 (Mode: M1 and M2)
- 3. Install jumpers on JP6 pins 1-2 and 3-4
- 4. Install a jumper on JP11 pins 1-2 (SUSPEND OFF)
- 5. Install jumpers on JP10 pins 1-2 and 3-4 (3.3V voltage regulator)
- 6. Install jumpers on JP5 pins 1-2 and 3-4 (1.2V voltage regulator)
- 7. Install jumpers on JP4 pins 1-2 and 3-4 (2.5V voltage regulator)
- 8. Install a jumper on JP1 pins 1-2
- 9. Install a jumper on JP2 pins 1-2 (EXP JX1 VCCO voltage selection)
- 10. Install a jumper on JP3 pins 1-2 (EXP JX2 VCCO voltage selection)
- 11. Connect the power supply to the J5 connector on the Spartan-3A DSP Starter board and also plug it into the AC outlet.
- 12. Connect the USB JTAG cable to J2 and the USB port of the PC.
- 13. Connect a straight through RS232 cable to the board DB-9 connector (P2) and the serial port of the PC.
- 14. Slide the power switch to the **ON** position

#### Downloading the bit file and running the program

1. Double-click the desktop icon below to start a HyperTerminal session. Alternatively go to the C:\SpeedWay\Fall\_07\EDK\_Intro\_2\Misc folder and double-click on the 19200.ht file to start a HyperTerminal session




The HyperTerminal is set to 19200 baud rate, 8 bits, 1 stop bit, no parity and no hardware flow control to match the settings for the RS232 port during the BSB wizard design creation



2. Compile the **user\_application\_2** software and download the bit file to the board from the XPS GUI by selecting **Device Configuration > Download Bitstream** as shown in the following figure (invoking the **Download Bitstream** will automatically compile the **user\_application\_2** software and also run the **Update Bitstream**).



3. You should see the following on the HyperTerminal (only 16 memory locations are tested, however, the **user\_application\_2.c** file can easily be modified to test all 512 **mem\_block** memory locations). Make sure the test passes by examining the data written and data read values.



4. Close the project by selecting **File > Close Project** from the XPS GUI.

#### Lab 1 Conclusions

Here is a summary of what you have accomplished during the Lab 1 exercise:

- Created a custom IP using the IP creation wizard
- Added the custom IP to the design
- Added a new software project to the design
- Built the design and ran the new software on the Spartan-3A DSP Starter board



## **Revision History**

Date	Version	Revision
11/5/07	1.0	Initial Release
2/29/08	1.1	Updated for EDK 9.2.02.

## **Answers to questions:**

- 1. The custom IP is stored in the **Lab1\pcores** folder.
- 2. The custom IP VHDL templates are located in the Lab1\pcores\mem\_controller\_v1\_00\_a\hdl\vhdl folder.
- 3. The MPD file for the custom IP (mem\_controller\_v2\_1\_0.mpd) is located in the Lab1\pcores\mem\_controller\_v1\_00\_a\data folder. The version of the MPD file is v2\_1\_0.

