Основи рачунарске технике 2

Испит – Л3


Основи рачунарске технике 2


ЕХЕС блок


Инструкција	IR ₂₃₁₉	Инструкција	IR ₂₃₁₆	IR ₁₅₈	IR ₇₀	Дужина
LD	0011 0b	JSR	0010 0001b	млађи бајт	старији бајт	3B
ST	0011 1b	JMP	0010 0000b	млађи бајт	старији бајт	3B
ADD	0100 0b	JLEQ	0001 0010b	млађи бајт	старији бајт	3B
SUB	0100 1b	BGREU	0001 0001b	померај	/	2B
		BLSS	0001 0000b	померај	/	2B
		POPGPR	0000 0100b	/	/	1B
		PUSHGPR	0000 0011b	/	/	1B
		RTI	0000 0010b	/	/	1B
		RTS	0000 0001b	/	/	1B
		HALT	0000 0000b	/	/	1B


Адресирања	IR ₁₈₁₆	IR ₁₅₈	IR ₇₀	Дужина
regindpom	011b	PPPP PRRRb	/	2В
regdir	010b	XXXX XRRRb	/	2B
memdir	001b	млађи бајт	старији бајт	3B
immed	000b	податак	/	2B


	Нижа адреса	Виша адреса
Адреса	млађи	старији














































Управљачка јединица





Секвенца управљачких сигнала

 $step_{XX} br(case(LD, ST, ..., RTI, HALT)then(LD, step), (ST, step)...,(RTI, step),(HALT, step))$




step00 br(if notEXEC then step00) step01 br(case(LD, ST,..., POPGPR, HALT) then(LD, step02), (ST, step),...,(POPGPR, step),(HALT, step))







```
step00 br(if notEXEC then step00)
step01 br(case(LD, ST,..., POPGPR, HALT)
                                             mxMDR0, ldMDR
then(LD, step02), (ST, step04),...
,(POPGPR, step),(HALT, step))
//-----LD------
                                                wrMEM
step02 ldA
step03 ldN, ldZ, br step
                                                 FCBUS
//-----ST------
step04 br(if regdir then step08)
step05 mxMDR0, ldMDR
step06 wrMEM,
      br(if notFCBUS then step06)
                                                  INTR
step07 br step
                                                  REG
step08 wrGPR, br step
                                                 wrGPR
                                                  INTR
```


//------ADD------step09 mxA0, IdA, add, IdV, IdC
step0A IdN, IdZ, br step
//-----SUB------step0B mxA0, IdA, sub, IdV, IdC
step0C IdN, IdZ, br step









-----JSR----step11 mxMAR0, mxMAR1, ldMAR, decSP,mxMDR1, ldMDR step12 wrMEM, br(if notFCBUS then step12) step13 mxMAR0, mxMAR1, ldMAR, decSP, mxMDR1, mxMDR0, ldMDR step14 wrMEM, br(if notFCBUS then step14) step15 ldPC, br step




```
-----JSR------
step11 mxMAR0, mxMAR1, ldMAR,
      decSP, mxMDR1, ldMDR
step12 wrMEM,
      br(if notFCBUS then step12)
step13 mxMAR0, mxMAR1, ldMAR,
    decSP, mxMDR1, mxMDR0, ldMDR
step14 wrMEM,
     br(if notFCBUS then step14)
step15 ldPC, br step
//-----RTS-----
step16 incSP
step17 mxMAR0, mxMAR1, ldMAR, incSP
step18 rdMEM, ldMDR,
     br(if notFCBUS then step18)
      ldDWL, mxMAR0, mxMAR1,
step19
       IdMAR
```



```
-----RTS------
step16 incSP
step17 mxMAR0, mxMAR1, ldMAR, incSP
step18 rdMEM, ldMDR,
      br(if notFCBUS then step18)
       IdDWL, mxMAR0, mxMAR1,
step19
       IdMAR
step1A rdMEM, ldMDR,
      br(if notFCBUS then step1A)
step1B ldDWH
step1C mxPC1, ldPC, br step
```




```
-----RTS-----
step16 incSP
step17 mxMAR0, mxMAR1, ldMAR, incSP
step18 rdMEM, ldMDR,
      br(if notFCBUS then step18)
step19 ldDWL, mxMAR0, mxMAR,ldMAR
step1A rdMEM, ldMDR,
      br(if notFCBUS then step1A)
step1B ldDWH
step1C mxPC1, ldPC, br step
//-----RTI-----
step1D incSP
step1E mxMAR0, mxMAR1, ldMAR
step1F rdMEM, ldMDR,
      br(if notFCBUS then step1F)
step20 ldN, ldV, ldC, ldZ, ldI, ldSTART,
      br step16
```




```
-----PUSHGPR-----
step21 ldCNT
                                                       PUSHGPR
                                                  11
step22 mxMAR0, mxMAR1, ldMAR,
                            ldMDR,
      decSP, mxMDR2,
                                                IdCNT
       mxGPRA0
                                                                   LP1
step23 wrMEM,
                                        mxMAR0, mxMAR1, ldMAR,
      br(if notFCBUS then step23)
                                         decSP, mxMDR2, ldMDR,
step24 mxMAR0, mxMAR1, ldMAR,
                                               mxGPRA0
       decSP,
               mxMDR2, mxMDR0,
       IdMDR, mxGPRA0
                                                wrMEM
                                                 FCBUS
                                        mxMAR0, mxMAR1, ldMAR,
                                         decSP, mxMDR2, mxMDR0,
                                            IdMDR, mxGPRA0
```

```
-----PUSHGPR-----
step21 ldCNT
step22 mxMAR0, mxMAR1, ldMAR,
                           ldMDR,
      decSP, mxMDR2,
                                              wrMEM
       mxGPRA0
step23 wrMEM,
      br(if notFCBUS then step23)
                                               FCBUS
step24 mxMAR0, mxMAR1, ldMAR,
       decSP,
             mxMDR2, mxMDR0,
                                              decCNT
       IdMDR, mxGPRA0, decCNT
step25 wrMEM,
                                               CNT0
                                                                  LP1
      br(if notFCBUS then step25)
step26 decCNT
      br(if notCNT0 then step22)
step27 br step
                                                INTR
```

```
-----POPGPR-----
step28 IdCNT, mxCNT0
                                                    POPGPR
                                                12
step29 incSP
step2A mxMAR0, mxMAR1, ldMAR,
                                           IdCNT, mxCNT0
       incSP
step2B rdMEM, ldMDR
                                                                 LP2
      br(if notFCBUS then step2B)
                                               incSP
step2C ldDWL, mxMAR0, mxMAR1,
       IdMAR
                                    mxMAR0, mxMAR1, ldMAR, incSP
                                           rdMEM, IdMDR
                                              FCBUS
                                          IdDWL, mxMAR0,
                                          mxMAR1, ldMAR
```



//-----thalt-----step31 clPSWSTART step32 stINTR, clEXEC, br step00



step00 br(if notEXEC then step00)				
. ,	0	1	2	3
<pre>step01 br(case(LD, ST,, POPGPR, HALT) then(LD, step02), (ST, step04),</pre>	ldA	ldN	ldZ	mxMDR0
,(POPGPR, step),(HALT, step))				
//LD	4	5	6	7
step02 ldA	IdMDR	wrMEM	wrGPR	mxA0
step03 IdN, IdZ, br step32				
//ST	8	9	10	11
step04 br(if regdir then step08)	add	ldV	ldC	
step05 mxMDR0, ldMDR				
step06 wrMEM,	12	13	14	15
br(if notFCBUS then step06)				
step07 br step32				
step08 wrGPR, br step32	16	17	18	19
//ADD				
step09 mxA0, ldA, add, ldV, ldC				
step0A ldN, ldZ, br step32	20	21	22	23

//SUB				
••	0	1	2	3
step0B mxA0, ldA, sub, ldV, ldC	IdA	ldN	ldZ	mxMDR0
step0C ldN, ldZ, br step32				
//BLSS,BGREU	4	5	6	7
step0D br(if notbrorjmp then step32)	-			
step0E mxPC0, ldPC, br step32	IdMDR	wrMEM	wrGPR	mxA0
//JLEQ				
step0F br(if notbrorjmp then step32)	8	9	10	11
//JMP	add	ldV	ldC	sub
step10 ldPC, br step32				
//JSR	12	13	14	15
step11 mxMAR0, mxMAR1, ldMAR,	mxPC0	ldPC	mxMAR0	mxMAR1
decSP, mxMDR1, ldMDR				
step12 wrMEM,	16	17	18	19
br(if notFCBUS then step12)	IdMAR	decSP	mxMDR1	
2. (et. e2 eee etep12)				
	20	21	22	23

step13 mxMAR0, mxMAR1, ldMAR,					
decSP, mxMDR1, mxMDR0, ldMDR	0	1	2	3	
	ldA	ldN	ldZ	mxMDR0	
step14 wrMEM,					
br(if notFCBUS then step14)	4	5	6	7	
step15 IdPC, br step32				-	
//RTS	IdMDR	wrMEM	wrGPR	mxA0	
step16 incSP					
•	8	9	10	11	
step17mxMAR0, mxMAR1, ldMAR, incSP	add	ldV	ldC	sub	
step18 rdMEM, ldMDR,					
br(if notFCBUS then step18)					
step19 ldDWL, mxMAR0, mxMAR1,	12	13	14	15	
IdMAR	mxPC0	ldPC	mxMAR0	mxMAR1	
step1A rdMEM, ldMDR,					
br(if notFCBUS then step1A)	16	17	18	19	
step1B IdDWH	IdMAR	decSP	mxMDR1	incSP	
step1C mxPC1, ldPC, br step32					
	20	21	22	23	
	rdMEM	ldDWL	ldDWH	mxPC1	

//RTI				
	24	25	26	27
step1D incSP	IdSTART	IdCNT	mxMDR2	mxGPRA0
step1E mxMAR0, mxMAR1, ldMAR				
step1F rdMEM, ldMDR,	28	29	30	31
br(if notFCBUS then step1F)	20	23	30	31
step20 ldN, ldV, ldC, ldZ, ldI, ldSTART,				
br step16				
//PUSHGPR	32	33	34	35
step21 ldCNT				
•				
step22 mxMAR0, mxMAR1, ldMAR,	36	37	38	39
decSP, mxMDR2, ldMDR, mxGPRA0				
	40	41	42	43
	44	45	46	47

step23 wrMEM,				
	24	25	26	27
br(if notFCBUS then step23)	IdSTART	IdCNT	mxMDR2	mxGPRA0
step24 mxMAR0, mxMAR1, ldMAR,				
decSP, mxMDR2, mxMDR0, ldMDR, mxGPRA0	28	29	30	31
step25 wrMEM,	decCNT	mxCNT0		
br(if notFCBUS then step25)				
step26 decCNT,	32	33	34	35
br(if notCNT0 then step22)				
step27 br step32				
//POPGPR	36	37	38	39
step28 IdCNT, mxCNT0				
step29 incSP				
step2A mxMAR0, mxMAR1, ldMAR,	40	41	42	43
incSP				
step2B rdMEM, ldMDR				
br(if notFCBUS then step2B)	44	45	46	47
step2C IdDWL, mxMAR0, mxMAR1, IdMAR				

step2D rdMEM, ldMDR				
•	24	25	26	27
br(if notFCBUS then step2D)	IdSTART	IdCNT	mxMDR2	mxGPRA0
step2E ldDWH				
<pre>step2F mxGPR0, wrGPR, mxGPRA0, incCNT</pre>	28	29	30	31
br(if notCNT7 then step29)	decCNT	mxCNT0	incCNT	mxGPR0
step30 br step32				
//HALT	32	33	34	35
step31 clPSWSTART	clPSWSTART	ldI	stINTR	clEXEC
step32 stINTR, clEXEC, br step00				
	36	37	38	39
	/	/	/	/
	40	41	42	43
	/	/	/	/
	44	45	46	47

Сигнал безусловног скока	CC
bruncnd	1

Сигнал условног скока	СС	Сигнал услова
brnotEXEX	2	EXEC
brregdir	3	regdir
brbrorjmp	4	brorjmp
brnotCNT0	5	CNT0
brnotCNT7	6	CNT7
brnotFCBUS	7	FCBUS

Сигнал вишеструког условног скока	CC
bropr	8

Услов	Корак	
LD	2	
ST	4	
HALT	31	

0	1	2	3
ldA	ldN	ldZ	mxMDR0
4	5	6	7
IdMDR	wrMEM	wrGPR	mxA0
8	9	10	•••
add	ldV	IdC	•••
40	41	42	43
/	/	/	/
44	45	46	47
СС			
48	49	54	55
ba			