**Design Rules Verification Report**Filename : C:\Users\jonatas.kinas\Documents\Source\_loT\PCB\_Project\_Source\_loT\Layc

Warnings 0 Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.4mm) (All),(All)	
Short-Circuit Constraint (Allowed=No) (All),(All)	
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	
Width Constraint (Min=0.4mm) (Max=2mm) (Preferred=0.6mm) (All)	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.5mm) (Max=3.2mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.1mm) (IsPad), (All)	0
Silk to Silk (Clearance=0.254mm) (All),(All)	
Net Antennae (Tolerance=0mm) (All)	
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)	
Total	0