

COMBINATORIAL TEST BENCHES



TEST DRIVEN DEVELOPMENT






> What method makes sense when?



TEST BENCH BASICS






COMBINATIONAL TESTBENCH

```
library ieee;
use ieee.std logic 1164.all;
entity ander is
 port (
   inA : in std logic;
   inB : in std logic;
   anderOut : out std logic);
end ander;
architecture ander of ander is
begin -- ander
  anderOut <= inA and inB;
end ander;
```

```
entity ander the is -- TB has no ports
end ander tb;
architecture waveform of ander tb is
  signal inA : std logic;
  signal inB : std logic;
  signal anderOut : std logic;
begin -- waveform
  UUT: entity work.ander
    port map (inA => inA, inB => inB,
      anderOut => anderOut);
  WaveGen Proc: process
 begin
   inA <= '0'; -- Assign values
   inB <= '1';
   wait for 10 ns; -- Wait 10 ns
   wait;
  end process WaveGen Proc;
end waveform;
```



COMB. TB WAVEFORM



```
WaveGen_Proc: process
  begin

1)   inA <= '0';
  inB <= '0';
2)   wait for 10 ns;

2+)   inA <= '1';
     inB <= '0';
3)   wait for 10 ns;

3+)   inA <= '1';
     inB <= '1';
     wait for 10 ns;</pre>
```




WAIT

- > Wait on < signal>
- > Wait until < boolean>
- > Wait for <time>
- > Wait
- > NO Sensitivity List!!!

```
WaveGen Proc: process
 begin
wait until reset = '1';
inB <= '1';
                     Timeout
wait for 10 ns;
inB <= '0';
wait on anderOut for 10 ns;
wait;
        -- Wait forever
```



EVENT-DRIVEN SIMULATION



> ModelSim is an event-driven simulator




DELTA DELAYS

Execute concurrent Advance delta time statements at current time Any transactions to Advance simulation No process? time Yes delta step Any events to No process? 2δ Yes 1 δ Execute concurrent statements that are sensitive to events 0 δ 20 ns 0 ns 40 ns 60 ns time step ModelSim **Users Manual**

Figure 6-1. VHDL Delta Delay Process



SENSITIVITY LIST




> Why this behavior?



SENSITIVITY LIST CONT.

Abc now begin case abc is when "001" | "101" => x <= '0'; when others => x <= '1';





SIGNAL ATTRIBUTES

Table 6.11.1 Predefined signal attributes.

		Attribute	Result
Create New signals		S'Transaction	Implicit bit signal whose value is changed in each simulation cycle in which a transaction occurs on S (signal S becomes active).
		S'Stable(t)	Implicit boolean signal. True when no event has occurred on S for t time units up to the current time, False otherwise.
		S'Quiet(t)	Implicit boolean signal. True when no transaction has occurred on S for t time units up to the current time, False otherwise.
	$\mathbf{\Psi}$	S'Delayed(t)	Implicit signal equivalent to S, but delayed t units of time.
Return Boolean	1	S'Event	A boolean value. True if an event has occurred on S in the current simulation cycle, False otherwise.
	\	S'Active	A boolean value. True if a transaction occurred on S in the current simulation cycle, False otherwise.
Return Time	1	S'Last_event	Amount of elapsed time since last event on S, if no event has yet occurred it returns TIME'HIGH.
	\	S'Last_active	Amount of time elapsed since last transaction on S, if no transaction has yet occurred it returns TIME'HIGH.
		S'Last_value	Previous value of S immediately before last event on S.
			(Cont.)





SIGNAL ATTRIBUTES CONT.

Table 6.11.1 (Cont.)

		Attribute	Result
Bus Control	1	S'Driving	True if the process is driving S or every element of a composite S, or False if the current value of the driver for S or any element of S in the process is determined by the null transaction.
	•	S'Driving_value	Current value of the driver for S in the process containing the assignment statement to S.

Name	Туре	0 5 10 15 20 25 30 35 40
sig	std_logic	
sig'TRANSACTION	bit	
sig'STABLE(5ns)	boolean	(false Xtrue Xfalse Xtrue Xfalse Xtrue
sig'QUIET(5ns)	boolean	(false) true) (false) true) (false
sig'DELAYED(8ns)	std_logic	
sig'DELAYED(8ns)'TRANSACTION	bit	
sig'EVENT	boolean	
sig'ACTIVE	boolean	



ASSERTIONS

"In computer programming, an assertion is a predicate (i.e., a truefalse statement) placed in a program to indicate that the developer thinks that the predicate is always true at that place" (Wikipedia)

assert < true condition> report < err string> severity < severity level>;

- <true condition> The expected true boolean expression
- <err string> String returned to simulator std io if condition is false

ASSERTIONS CONT

- ><Severity Level>:
- > *Failure*: Errors in the model itself (e.g. if a statement believed to be non-executables is actually executed);
- > *Error*. Timing violations and invalid data affecting the state of the model, including illegal combinations of mode signals and of control signals (e.g. unknown data on a mode input or too short reset time);
- > *Warning*. Timing violations and invalid data not affecting the state, but which could affect the simulation behavior of the model (e.g. if data to be sent out from an interface is invalid);
- > **Note**: Essential information that is not classified in the other severity levels, such as reporting from which text file data is read, which testbench is executed, if an event is detected on an input signal whose function has not been implemented (e.g. activation of production test) etc.
 - (EŚA VHDL Modeling Guidelines)




ASSERTION EXAMPLE

```
WaveGen Proc: process
 begin
   inA <= '0';
   inB <= '0';
   wait for 10 ns;
                       Expected Behaviour
   inA <= '1';
                           Response if assertion is NOT true
   inB <= '1';
   wait for 10 ns
   assert anderOut
    report "And Error" severity error;
   wait;
 end process WaveGen Proc;
```

THINK: Reverse IF statement, ex. if !(anderOut = 1)



ASSERTIONS OUTPUT






TEST BENCH TYPES

- > Stimuli -> Waveform
- > Self Checking, using look-up tables
- > Self Checking, using behavioural models




SELF-CHECKING TESTBENCH






EXHAUSTIVE VERIFICATION


- > Possible for combinatorial designs, since output only depends on input.
- > Number of possible combinations increase by 2ⁿ
- > Impractical for sequential designs, since the number of input combinations is enormous








HAZARDS






Static- & dynamic Hazards due to signal delaysSolution: Karnaugh Maps or Synchronous designs




CODE- & BRANCH COVERAGE



Code Coverage gives a ratio of how many statements has been covered by the testbench



BRANCH COVERAGE



- > CC does not cover branches, a separate measure, BC is used.
- > BC checks if all branches has been covered by the test



MODELSIM

- > ModelSim is a standalone simulator
- > Produced by Mentor Graphics
- > Altera & Xilinx offers a reduced version, distributed freely with their respective IDEs
- Simulates either pre- or post-synthesis (functional or timing)
- > Can be controlled via GUI or command prompt
- > Supports TCL scripts



SIMULATION WINDOW

