#### Chapter 2

## Architecting Area

 $\mathbf{T}$  his chapter discusses the second of three primary physical characteristics of a digital design: area. Here we also discuss methods for architectural area optimization in an FPGA.

We will discuss area reduction based on choosing the correct topology. Topology refers to the higher-level organization of the design and is not device specific. Circuit-level reduction as performed by the synthesis and layout tools refers to the minimization of the number of gates in a subset of the design and may be device specific.

A topology that targets area is one that reuses the logic resources to the greatest extent possible, often at the expense of throughput (speed). Very often this requires a recursive data flow, where the output of one stage is fed back to the input for similar processing. This can be a simple loop that flows naturally with the algorithm or it may be that the logic reuse is complex and requires special controls. This section describes both techniques and describes the necessary consequences in terms of performance penalties.

During the course of this chapter, we will discuss the following topics in pail:

- Rolling up the pipeline to reuse logic resources in different stages of a computation.
- · Controls to manage the reuse of logic when a natural flow does not exist.
- · Sharing logic resources between different functional operations.
- The impact of reset on area optimization.

Impact of FPGA resources that lack reset capability.

Impact of FPGA resources that lack set capability.

Impact of FPGA resources that lack asynchronous reset capability. Impact of RAM reset.

Optimization using set/reset pins for logic implementation.

Advanced FPGA Design. By Steve Kilts Copyright © 2007 John Wiley & Sons, Inc.

17

18 Chapter 2 Architecting Area

## 2.1 ROLLING UP THE PIPELINE

The method of "rolling up the pipeline" is the opposite operation to that described in the previous chapter to improve throughput by "unrolling the loop" to achieve maximum performance. When we unrolled the loop to create a pipeline, we also increased the area by requiring more resources to hold intermediate values and replicating computational structures that needed to run in parallel. Conversely, when we want to minimize the area of a design, we must perform these operations in reverse; that is, roll up the pipeline so that logic resources can be reused. Thus, this method should be used when optimizing highly pipelined designs with duplicate logic in the pipeline stages.

Rolling up the pipeline can optimize the area of pipelined designs with duplicated logic in the pipeline stages.

Consider the example of a fixed-point fractional multiplier. In this example, A is represented in normal integer format with the fixed point just to the right of the LSB, whereas the input B has a fixed point just to the left of the MSB. In other words, B scales A from 0 to 1.

```
module mult8(
  output [7:0] product,
  input [7:0] A,
  input [7:0] B,
  input clb:);
reg [15:0] prod16;
assign product = prod16[15:8];
always @(posedge clk)
  prod16 <= A * B;
endmodule</pre>
```

With this implementation, a new product is generated on every clock. There isn't an obvious pipeline in this design as far as distinct sets of registers, but note that the multiplier itself is a fairly long chain of logic that is easily pipelined by adding intermediate register layers. It is this multiplier that we wish to "roll up." We will roll this up by performing the multiply with a series of shift and add operations as follows:

#### 2.1 Rolling Up the Pipeline 19

```
multiply counter for shift/add ops
                                                                                                                                                                                                                                                                                                else if(!done) multcounter <= multcounter + 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      else shiftA[7:0] <= {shiftA[7], shiftA[7:1]};
[7:0] shiftB; // shift register for
                             [7:0] shiftA; // shift register for
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              else if(adden) product <= product + shiftA;
                                                                                                                                                                                                                                                                                                                                                                                                           else shiftB[7:0] <= {shiftB[6:0], 1'b0};
                                                                                                                                                                                                                                                                      multcounter <= 0;
                                                                                                                      assign adden = shiftB[7] & !done;
                                                                             wire adden; // enable addition
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    product <= 0;
                                                                                                                                                           assign done = multcounter[3];
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // calculate multiplication
                                                                                                                                                                                                       always @ (posedge clk) begin
                                                                                                                                                                                                                                                                                                                                              // shift register for B
                                                                                                                                                                                                                                                                                                                                                                                                                                                         // shift register for A
                                                                                                                                                                                                                                                                                                                                                                              if(start) shiftB <= B;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           if(start) shiftA <= A;
                                                                                                                                                                                                                                      // increment
                                                                                                                                                                                                                                                                   if(start)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 if(start)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             endmodule
    reg
                               red
```

The multiplier is thus architected with an accumulator that adds a shifted version of A depending on the bits of B as shown in Figure 2.1. Thus, we completely eliminate the logic tree necessary to generate a multiply within a single clock and replace it with a few shift registers and an adder. This is a very compact form of a multiplier but will now require 8 clocks to complete a multiplication. Also note that no special controls were necessary to sequence through this multiply operation. We simply relied on a counter to tell us when to stop the shift and add operations. The next section describes situations where this control is not so trivial.




Figure 2.1 Shift/add multiplier.

### 20 Chapter 2 Architecting Area

# 2.2 CONTROL-BASED LOGIC REUSE

Sharing logic resources oftentimes requires special control circuitry to determine which elements are input to the particular structure. In the previous section, we described a multiplier that simply shifted the bits of each register, where each register was always dedicated to a particular input of the running adder. This had a natural data flow that lent itself well to logic reuse. In other applications, there are often more complex variations to the input of a resource, and certain controls may be necessary to reuse the logic.

Controls can be used to direct the reuse of logic when the shared logic is larger than the control logic.

To determine this variation, a state machine may be required as an additional input to the logic.

Consider the following example of a low-pass FIR filter represented by the equation:

```
Y = coeffA * X[0] + coeffB * X[1] + coeffC * X[2]
```

```
clearaccum; // sets accum to zero
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [7:0] accum; // accumulates multiplier products
                                                                                                                                             [7:0] coeffA, coeffB; coeffC); // coeffs for
                                                                                                                                                                                                                                                                                            multstart; // signal to multiplier to
                                                                                                                                                                                                                                                                                                                                                                                                                   [2:0] state; // holds state for sequencing
                                                                                                                                                                                                                                                                                                                                                                   [7:0] multcoeff; // the registers that are
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           multdone; // multiplier has completed
                                                                                                                                                                                                                                                                                                                                                                                            multiplied together
                                                                                                                                                                                                                                                                                                                     begin computation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         // shift-add multiplier for sample-coeff mults
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [7:0] multout; // multiplier product
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  mult8 \times 8 mult8 \times 8(.clk(clk), .dat1(multdat),
                                                                                                                     datavalid, // X[0] is valid
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 done (multdone), .multout(multout));
                                                                                                                                                                                                                                                                                                                                                                                                                                              through mults
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         dat2(multcoeff), .start(multstart),
                                                                                            [7:0] datain, // X[0]
                                                                                                                                                                                                                                                                      multdonedelay;
                                                                                                                                                                                                                    // define input/output samples
                                                                                                                                                                                                                                             [7:0] XO, X1, X2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [7:0] accumsum;
                   output reg [7:0] filtout,
                                                                                                                                                                                                                                                                                                                                              [7:0] multdat;
                                              done,
                                                                         clk,
module lowpassfir(
                                                output reg
                                                                                              input
                                                                         input
                                                                                                                                                input
                                                                                                                       input
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           wire
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      wire
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        reg
                                                                                                                                                                                                                                                                      reg
                                                                                                                                                                                                                                                                                                 reg
                                                                                                                                                                                                                                                                                                                                                  reg
                                                                                                                                                                                                                                                                                                                                                                     reg
                                                                                                                                                                                                                                                                                                                                                                                                                         reg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        reg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               reg
```

### 2.2 Control-Based Logic Reuse 21

```
// do not process state machine if multiply is not done
                                                                                                                                          else if(multdonedelay) accum <= accumsum;
                                                  // accumulates sample-coeff products
                                                                                                                                                                                                                                                                                                                                                                              // load mult
                                                                                                      // clearing and loading accumulator
                                                                                                                             accum <= 0;
                                                                       accumsum <= accum + multout[7:0];
                                                                                                                                                                                                                                                                                                                                                                                                                                          clearaccum <= 1; // clear accum
                                                                                                                                                                                                                                                                        // if a new sample has arrived
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // B*X[1] is done, load C*X[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        // A*X[0] is done, load B*X[1]
                   multdonedelay <= multdone;</pre>
always @ (posedge clk) begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1: begin
if(multdonedelay) begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                if(multdonedelay) begin
                                                                                                                                                                                                                                                                                                                                                                              multdat <= datain;
                                                                                                                                                                                                                                                                                                                                                                                                multcoeff <= coeffA;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   multcoeff <= coeffB;
                                                                                                                                                                                                                                                 if(datavalid) begin
                                                                                                                                                                                                                                                                                                                 <= datain;
                                                                                                                                                                                                                                                                                            // shift samples
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               clearaccum <= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            clearaccum <= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       multstart <= 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            multstart <= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            multdat <= X1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       multstart <= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                       multstart <= 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        multdat <= X2;
                                                                                                                                                                                                                                                                                                                                      <= X1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                               state <= 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <= 2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 :>
                                                                                                                                                                                                                               // idle state
                                                                                                                            if(clearaccum)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 else begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       else begin
                                                                                                                                                                                                            0: begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          2: begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          state
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                done
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     done
                                                                                                                                                                                          case(state)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end
```

### 22 Chapter 2 Architecting Area

```
// C*X[2] is done, load output
                                                                                                                                        if(multdonedelay) begin
                                                                                                                                                                    filtout <= accumsum;
multcoeff <= coeffC;</pre>
                                                                            clearaccum <= 0;
                                                                                                                                                                                                                                               clearaccum <= 0;
             multstart <= 1;
                                                               multstart <= 0;
                                                                                                                                                                                                                                  multstart <= 0;
                                                                                                                                                                                 <= 1;
                          <= 3;
                                                                                        (0 =>
                                                                                                                                                                                           :0 =>
                                                                                                                                                                                                                                                            :0 =>
                                                                                                                                                                                                                                                                                                              (0 =>
                                                  else begin
                                                                                                                                                                                                                    else begin
                                                                                                                              3: begin
                           state
                                                                                                                                                                                             state
                                                                                                                                                                                                                                                                                                default
                                                                                                                                                                                                                                                                                                              state
                                                                                         done
                                                                                                                                                                                 done
                                                                                                                                                                                                                                                             done
                                                                                                                                                                                                                                                                                                                          endcase
                                                                                                                                                                                                                                                                                    end
                                                                                                      end
                                                                                                                  end
                                                                                                                                                                                                                                                                         end
```

In this implementation, only a single multiplier and accumulator are used as can be seen in Figure 2.2. Additionally, a state machine is used to load coefficients and registered samples into the multiplier. The state machine operates on every combination of coefficients and samples: coeffA\*X[0], coeffB\*X[1], and coeffC\*X[2].

endmodule

The reason this implementation required a state machine is because there was no natural flow to the recursive data as there was with the shift and add multiplier




Figure 2.2 FIR with one MAC.

2.3 Resource Sharing 23

example. In this case, we had arbitrary registers that represented the inputs required to create a set of products. The most efficient way to sequence through the set of multiplier inputs was with a state machine.

### 2.3 RESOURCE SHARING

optimizations performed by FPGA place and route tools (this is discussed in later type of resource sharing should be used whenever there are functional blocks that When we use the term resource sharing, we are not referring to the low-level chapters). Instead, we are referring to higher-level architectural resource sharing where different resources are shared across different functional boundaries. This can be used in other areas of the design or even in different modules.

ted to multiple functional units. For instance, consider modules A and B. Each of A simple example of resource sharing is with system counters. Many designs times, these counters can be pulled to a higher level in the hierarchy and distributhese modules uses counters for a different reason. Module A uses the counter to use multiple counters for timers, sequencers, state machines, and so forth. Often-




Figure 2.3 Separated counters.

#### Chapter 2 Architecting Area 7




Figure 2.4 Shared counter.

flag an operation every 256 clocks (at 100 MHz, this would correspond with a trigger every 2.56 µs). Module B uses a counter to generate a PWM (Pulse Width Modulated) pulse of varying duty cycle with a fixed frequency of 5.5 kHz (with a 100-MHz system clock, this would correspond with a period of hex 700 clocks).

Each module in Figure 2.3 performs a completely independent operation. The the counter is 11 bits and resets at a predefined value (1666). Nonetheless, these counters in each module also have completely different characteristics. In module A, the counter is 8 bits, free running, and rolls over automatically. In module B, counters can easily be merged into a global timer and used independently by modules A and B as shown in Figure 2.4.

Here we were able to create a global 11-bit counter that satisfied the requirement of both module A and module B.

For compact designs where area is the primary requirement, search for resources that have similar counterparts in other modules that can be brought to a global point in the hierarchy and shared between multiple functional areas.

## 2.4 IMPACT OF RESET ON AREA

A common misconception is that the reset structures are always implemented in a purely global sense and have little effect on design size. The fact is that there are a number of considerations to take into account relative to area when designing a reset structure and a corresponding number of penalties to pay for a suboptimal design.

The first effect on area has to do with the insistence on defining a global set/reset condition for every flip-flop. Although this may seem like good design practice, it can often lead to a larger and slower design. The reason for this is because certain functions can be optimized according to the fine-grain architecture of the FPGA, but bringing a reset into every synchronous element can cause the synthesis and mapping tools to push the logic into a coarser implementation.

An improper reset strategy can create an unnecessarily large design and inhibit certain area optimizations.

The next sections describe a number of different scenarios where the reset can play a significant role in the speed/area characteristics and how to optimize accordingly.

## 2.4.1 Resources Without Reset

This section describes the impact that a global reset will have on FPGA resources that do not have reset available. Consider the following example of a simple shift register:

## IMPLEMENTATION 1: Synchronous Reset

```
always @(posedge iclk)
if(!iReset) sr <= 0;
else sr <= {sr[14:0], iDat};</pre>
```

### IMPLEMENTATION 2: No Reset

```
always @(posedge iClk)
sr <= {sr[14:0], iDat};</pre>
```

The differences between the above two implementations may seem trivial. In one case, the flip-flops have resets defined to be logic-0, whereas in the other implementation, the flip-flops do not have a defined reset state. The key here is that if we wish to take advantage of built-in shift-register resources available in the FPGA, we will need to code it such that there is a direct mapping. If we were targeting a Xilinx device, the synthesis tool would recognize that the shift-register SRL16 could be used to implement the shift register as shown in Figure 2.5.

Note that no resets are defined for the SRL16 device. If resets are defined in our design, then the SRL16 unit could not be used as there are no reset control

### 26 Chapter 2 Architecting Area




Figure 2.5 Shift register implemented with SRL16 element.




Figure 2.6 Shift register implemented with flip-flops.

 Table 2.1
 Resource Utilization for Shift Register

 Implementations

Implementation	Slices slice	Flip-flops
Resets defined	6	16
No resets defined	1	1

signals to the resource. The shift register would be implemented as discrete flip-flops as shown in Figure 2.6. The difference is drastic as summarized in Table 2.1.

An optimized FPGA resource will not be used if an incompatible reset is assigned to it. The function will be implemented with generic elements and will occupy more area.

By removing the reset signals, we were able to reduce 9 slices and 16 slice flip-flops to a single slice and single slice flip-flop. This corresponds with an optimally compact and high-speed shift-register implementation.

## 2.4.2 Resources Without Set

Similar to the problem raised in the previous section, some internal resources lack any type of set capability. An example is that of an  $8\times8$  multiplier:

```
module mult8(
   output reg [15:0] oDat,
   input   iReset, iClk,
   input [7:0] iDat1, iDat2,
   );
```

2.4 Impact of Reset on Area






Figure 2.7 Set implemented with external logic.

Table 2.2 Resource Utilization for Set and Reset Implementations

Implementation	Slices slice	Flip-flops	LUTs	Mult16
Reset Set	9	16	1	1 1

```
oDat <= iDat1 * iDat2;
                      if(!iReset) oDat <= 16'hffff;</pre>
always @(posedge iClk)
                                                                            endmodule
                                                else
```

Again, the only variation to the above code will be the reset condition. Unlike the shift-register example, the multiplier resources in most FPGAs have built-in reset resources. They do not, however, typically have set resources. If the set functionality as described above (16'hffff instead of simply 0) is required, the circuit illustrated in Figure 2.7 will be implemented.

reset is active. The reset on the multiplier, in this case, will go unused. The Here an additional gate for each output is required to set the output when the resource usage between the set and reset implementations is shown in Table 2.2.

By changing the multiplier set to a reset operation, we are able to reduce 9 slices and 16 slice flip-flops to a single slice and single slice flip-flop. This corresponds with an optimally compact and high-speed multiplier implementation.

# 2.4.3 Resources Without Asynchronous Reset

Many new high-performance FPGAs provide built-in multifunction modules that have general applicability to a wide range of applications. Typically, these resources have some sort of reset functionality but are constrained relative to the type of reset topology. Here we will look at Xilinx-specific multiply-accumulate modules for DSP (Digital Signal Processing) applications. The internal structure of a built-in DSP is typically not flexible to varying reset strategies.

DSPs and other multifunction resources are typically not flexible to varying reset

### 28 Chapter 2 Architecting Area

Consider the following code for a multiply and accumulate operation:

```
always @(posedge iClk or negedge iReset)
                                                                                                                                                                                                                                   <= multfactor + oDat;
                                                                                                                                                                                                                multfactor <= (iDat1 * iDat2);</pre>
                                                      [7:0] iDat1, iDat2);
                                                                      [15:0] multfactor;
                                   iReset, iClk,
              output reg [15:0] oDat,
                                                                                                                       if(!iReset) begin
                                                                                                                                       multfactor <= 0;
                                                                                                                                                          :0 =>
module dspckt (
                                                                                                                                                                                             else begin
                                                                                                                                                                                                                                     oDat
                                                                                                                                                          oDat
                                     input
                                                       input
                                                                                                                                                                               end
                                                                           reg
```

resets. The DSP structures inside a Xilinx Virtex-4 device, for example, have The above code defines a multiply-accumulate function with asynchronous only synchronous reset capabilities as shown in Figure 2.8.

endmodule

The reset signal here is fed directly into the reset pin of the MAC core. To implement an asynchronous reset as shown in the above code example, on the other hand, the synthesis tool must create additional logic outside of the DSP core.




Figure 2.8 Xilinx DSP block with synchronous reset.

53 2.4 Impact of Reset on Area

 
 Table 2.3
 Resource Utilization for Synchronous and
 Asynchronous Resets

Architecture	Slices	Flip-flops	LUTs	DSPs
Async Reset Sync Reset	17	32 0	16 0	

Comparing this to a similar structure using synchronous resets, we are able to obtain the results shown in Table 2.3.

When the synchronous reset was used, the synthesis tool was able to use the DSP core available in the FPGA device. By using a different reset than what was available on this device, however, a significant amount of logic was created around it to implement the asynchronous reset.

#### 2.4.4 Resetting RAM

resources for FPGAs, but similar to the DSP resource described in the previous sections, often only synchronous resets are available. Attempting to implement an asynchronous reset on a RAM module can be catastrophic to area optimization RAM (like a multiplier and an adder can be stitched together to form a MAC There are reset resources in many built-in RAM (Random Access Memory) because there are not smaller elements that can be optimally used to construct a module) other than smaller RAM resources, nor can the synthesis tool easily add a few gates to the output to emulate this functionality.

Resetting RAM is usually poor design practice, particularly if the reset is asynchronous.

Consider the following code:

```
always @(posedge iClk or negedge iReset)
                                                                                        [15:0] memdat [0:255];
                                  iReset, iClk, iWrEn,
                                                                                                                                                                                                                                        <= memdat[oAddr];</pre>
                                                    [7:0] iAddr, oAddr,
                                                                                                                                                                                                             memdat[iAddr] <= iDat;
                                                                       [15:0] iDat);
                 output reg [15:0] oDat,
                                                                                                                                                        :0 =>
module resetckt(
                                                                                                                                      if(!iReset)
                                                                                                                                                                         else begin
                                                                                                                                                                                          if (iWrEn)
                                                       input
                                                                        input
                                      input
                                                                                                                                                          oDat
                                                                                            reg
```

endmodule

### 30 Chapter 2 Architecting Area




Figure 2.9 Xilinx BRAM with synchronous reset.




Figure 2.10 Xilinx BRAM with asynchronous reset logic.

synchronous reset, the synthesis tool will be able to implement this code with a BRAM (Block RAM) elements have synchronous resets only. Therefore, with a Again, the only variation we will consider in the above code is the type of reset: synchronous versus asynchronous. In Xilinx Virtex-4 devices, for example, single BRAM element as shown in Figure 2.9.

However, if we attempt to implement the same RAM with an asynchronous create a RAM module with smaller distributed RAM blocks, additional decode logic to create the appropriate-size RAM, and additional logic to implement the asynchronous reset as partially shown in Figure 2.10. The final implementation reset as shown in the code example above, the synthesis tool will be forced to differences are staggering as shown in Table 2.4.

Improperly resetting a RAM can have a catastrophic impact on the area.

 
 Table 2.4
 Resource Utilization for BRAM with Synchronous and
 Asynchronous Resets

Implementation	Slices slice	Flip-flops	4 Input LUTs	BRAMs
Asynchronous reset	3415	4112	2388	0
Synchronous reset	0	0	0	_

# 2.4.5 Utilizing Set/Reset Flip-Flop Pins

For instance, consider Figure 2.11. In this case, the synthesis tool may choose to implement the logic using the set pin on a flip-flop as shown in Figure 2.12. This eliminates gates and increases the speed of the data path. Likewise, consider a logic function of the form illustrated in Figure 2.13. The AND gate can be eliminated by Most FPGA vendors have a variety of flip-flop elements available in any given device, and given a particular logic function, the synthesis tool can often use the set and reset pins to implement aspects of the logic and reduce the burden on the look-up tables. running the input signal to the reset pin of the flip-flop as shown in Figure 2.14.

The primary reason synthesis tools are prevented from performing this class of optimizations is related to the reset strategy. Any constraints on the reset will not only use available set/reset pins but will also limit the number of library elements to choose from.

Using set and reset can prevent certain combinatorial logic optimizations.

For instance, consider the following implementation in a Xilinx Spartan-3 device:

```
always @ (posedge iClk or negedge iReset)
                                                     iDat1, iDat2);
                                                                                                                                                      oDat <= iDat1 | iDat2;
                                    iReset, iClk,
                  output reg oDat,
module setreset(
                                                                                                   if(!iReset)
                                                                                                                     oDat <= 0;
                                                                                                                                                                             endmodule
                                     input
                                                                                                                                        else
                                                      input
```




Figure 2.11 Simple synchronous logic with OR gate.




Figure 2.12 OR gate implemented with set pin.

#### Chapter 2 Architecting Area 32




Figure 2.13 Simple synchronous logic with AND gate.




Figure 2.14 AND gate implemented with CLR pin.

In the code example above, an external reset signal is used to reset the state of the flip-flop. This is represented in Figure 2.15.

nous reset capability, and the logic function (OR gate) was implemented in dis-As can be seen in Figure 2.15, a resetable flip-flop was used for the asynchrocrete logic. As an alternative, if we remove the reset but implement the same logic function, our design will be optimized as shown in Figure 2.16.

In this implementation, the synthesis tool was able to use the FDS element ation. Thus, by allowing the synthesis tool to choose a flip-flop with a synchro-(flip-flop with a synchronous set and reset) and use the set pin for the OR opernous set, we are able to implement this function with zero logic elements.




Figure 2.15 Simple asynchronous reset.

2.4 Impact of Reset on Area 33




Figure 2.16 Optimization without reset.

We can take this one step further by using both synchronous set and reset signals. If we have a logic equation to evaluate in the form of

oDat 
$$\leq$$
 !iDat3 & (iDat1 | iDat2)

we can code this in such a way that both the synchronous set and reset resources are used:

```
module setreset (
  output reg obat,
  input iClk,
  input iDat1, iDat2, iDat3);
  always @(posedge iClk)
  if(iDat3)
  obat <= 0;
  else if(iDat1)
  obat <= 1;
  else
  obat <= 1;
  else
  obat <= iDat2;
  endmodule</pre>
```

Here, the iDat3 input takes priority similar to the reset pin on the associated flip-flops. Thus, this logic function can be implemented as shown in Figure 2.17.

In this circuit, we have three logical operations (invert, AND, and OR) all implemented with a single flip-flop and zero LUTs. Because these optimizations

34 Chapter 2 Architecting Area




Figure 2.17 Optimization using both set and reset pins.

are not always known at the time the design is architected, avoid using set or reset whenever possible when area is the key consideration.

Avoid using set or reset whenever possible when area is the key consideration.

## 2.5 SUMMARY OF KEY POINTS

- Rolling up the pipeline can optimize the area of pipelined designs with duplicated logic in the pipeline stages.
- Controls can be used to direct the reuse of logic when the shared logic is larger than the control logic.
- For compact designs where area is the primary requirement, search for resources that have similar counterparts in other modules that can be brought to a global point in the hierarchy and shared between multiple functional areas.
- An improper reset strategy can create an unnecessarily large design and inhibit certain area optimizations.
- An optimized FPGA resource will not be used if an incompatible reset is assigned to it. The function will be implemented with generic elements and will occupy more area.

- · DSPs and other multifunction resources are typically not flexible to varying reset strategies.
  - Improperly resetting a RAM can have a catastrophic impact on the area.
     Using set and reset can prevent certain combinatorial logic optimizations.
- Avoid using set or reset whenever possible when area is the key consideration.