

SOPC MEMORY MAPPED BUSSES




AGENDA

- >Avalon Bus types
- > System Interconnect Fabric




BUS TYPES






AVALON MM BUS





DATAPATH MULTIPLEXING




Shows a block diagram of the data path multiplexing logic for one master and two slaves




SWITCH FABRIC FOR AVALON MM


- Any number of master and slave components
- > Interface to off/on chip devices.
- Different data width of master and slaves.
- Components operating in different clock domains
- Components using multiple Avalon-MM ports.





ABITRATION FOR MULTIMASTER






Traditionally arbitration

Slave-Side Arbitration

- > QSys generates an arbiter for every slave, that:
- > Evaluates the address and control signals from each master and determines which master, if any, gains access to the slave next.
- > Grants access to the chosen master and forces all other requesting masters to wait.
- > Use multiplexers to connect address, control, and data paths between the multiple masters and the slave.




EXAMPLE - MULTIMASTER





ADDRESS DECODING (1:2)



QSys handles both address decoding and different slave size



ADDRESSING (1:2)

Address 0x00000000:


MSB			Da	LSB	
	31	24	16	8	0
	000000)]]	00000010	00000001	00000000
	byte	3	byte 2	byte 1	byte 0

LITTLE ENDIAN:

BIG ENDIAN:




ADDRESSING (2:2)





BYTE ENABLE (1:2)





0x0000000:

```
        00000011
        00000010
        00000001
        00000000

        byteenb[3]
        byteenb[2]
        byteenb[1]
        byteenb[0]
```


```
u32 *ptr_32 = 0x00000000; // 32-bit pointer
ptr_32++; // byteaddr +=4;
value = *ptr_32; // BYTEENABLE = b1111, ADDR = 0x00000001

u16 *ptr_16 = 0x00000000; // 16-bit pointer
ptr_16++; // byteaddr +=2
value = *ptr_16; // BYTEENABLE = b1100, ADDR = 0x00000000

u8 *ptr_8 = 0x00000000; // 8-bit pointer
ptr_8++; // byteaddr +=1
value = *ptr_8; // BYTEENABLE = b0010, ADDR = 0x00000000
```



BYTE ENABLE (2:2)



0x00000000:


```
u32 *ptr_32 = 0x00000000; // 32-bit pointer
ptr_32++; // byteaddr +=4;
value = *ptr_32; // BYTEENABLE = b11, ADDR = 0x00000004&2 (two reads)

u16 *ptr_16 = 0x00000000; // 16-bit pointer
ptr_16++; // byteaddr +=2
value = *ptr_16; // BYTEENABLE = b11, ADDR = 0x00000002

u8 *ptr_8 = 0x00000000; // 8-bit pointer
ptr_8++; // byteaddr +=1
value = *ptr_8; // BYTEENABLE = b10, ADDR = 0x00000000
```




INSERTING WAITSTATES



> QSys generates wait state insertion logic based on the properties of all slaves in the system.



INTERRUPT



Sender irq Interrupt Controller irq0 irq Sender irq1 irq2 irq3 irq4 Receiver irq5 irq Sender irq6 irg31 Sender ira


IRQ Mapping Using Hardware Priority

IRQ Mapping Using Software Priority

- > A separate interrupt controller is generated for each interrupt receiver.
- > An Avalon-MM slave can only include one interrupt sender.
- > Interrupt receivers can be either of the two illustrated above depending of the *irqScheme* property setting.




SIMPLEST (OUTPUT) PERIPHERAL






READ-/WRITE TRANSFERS

Read and Write Transfer with Fixed Wait-States at the Slave Interface




Read and Write Transfers with Waitrequest





PIPELINED TRANSFER

Pipelined Read Transfer with Fixed Latency of Two Cycles







SOPC MM EXAMPLE (1:3)

```
entity my avalon mm slave is
 port (
    -- Avalon Interface
   csi clockreset clk : in std logic; -- Avalon Clk
   csi clockreset reset n : in std logic; -- Avalon Reset
   avs s1 chipselect : in std logic;
   avs_s1_byteenable : in std_logic_vector(3 downto 0);
   avs_s1_address : in std_logic_vector(3 downto 0); -- Avalon address
   avs_s1_writedata
avs_s1_readdata
: in std_logic_vector(7 downto 0); -- Avalon wr data
: out std_logic_vector(7 downto 0)); -- Avalon rd data
end my avalon mm slave;
architecture behaviour of my avalon mm slave is
 -- VHDL BODY CODE
end behavior;
```




SOPC MM EXAMPLE (2:3)







SOPC MM EXAMPLE (3:3)







Application code

Unix functions like:

fopen, fprintf, printf etc.

The **_regs.h** header file defines the following access macros for the component:

- Register access macros that provide a read and/or write macro for each register in the component that supports the operation. The macros are:
 - IORD_<component name>_<register name> (<component base address>)
 - IOWR_<component name>_<register name> (<component base address>, <data>)

For example, altera_avalon_jtag_uart_regs.h defines the following macros:

- IORD_ALTERA_AVALON_JTAG_UART_DATA()
- IOWR_ALTERA_AVALON_JTAG_UART_DATA()
- IORD_ALTERA_AVALON_JTAG_UART_CONTROL()
- IOWR ALTERA AVALON JTAG UART CONTROL()

User Program

C Standard Library

HAL API

Device Device Driver Device Driver

Nios II Processor System Hardware



EXCERPTS FROM SYSTEM.H

```
* sys clk timer configuration
#define SYS CLK TIMER NAME "/dev/sys clk timer"
#define SYS_CLK_TIMER_TYPE "altera_avalon_timer"
#define SYS CLK TIMER BASE 0x00920800
#define SYS CLK TIMER IRQ 0
#define SYS CLK TIMER ALWAYS RUN 0
#define SYS CLK TIMER FIXED PERIOD 0
 * jtag uart configuration
#define JTAG_UART_NAME "/dev/jtag_uart"
#define JTAG UART TYPE "altera avalon jtag uart"
#define JTAG UART BASE 0x00920820
#define JTAG UART IRQ 1
```



PIO

```
while(1) {
   /* Output a 8-bit value to the LEDs */
   IOWR ALTERA AVALON PIO DATA ( LEDS BASE, (led val & 0xFF) );
   switches = IORD ALTERA AVALON PIO DATA ( SWITCHES BASE );
   if( led val == 0x80 )
       led val = 1;
   else
       led val = led val << 1;</pre>
   /* Wait for 0.5 seconds */
   usleep( 500000 );

    Conn... Name

                                                                                               Define clocks available to the system in this table
                                                                     Description
                                                    avaiori_paraiici_port_s...[Avaiori ivieniory iviappeu Siave
                                                                                               Name: The name of the clock
                                                 ⊟ jtag ualπ^υ
                                                                     JTAG UART
                                                                                               Source: The source of the clock (an external si
                                                    avalon_jtag_slave
                                                                     Avaion Memory Mapped Slave
                                                 □ timer timestamp
                                                                     Interval Timer
                                                                                               MHz:
                                                                                                     The speed of the clock
                                                                     Avaion Memory Mapped Slave
                                                                                               CIK_U
                                                 ☐ timer system
                                                                     Interval Timer
                                                                                               [clk]
                                                                     Avalon Memory Mapped Slave
                                                                                                cik 0
                                                                                                             0x00000060 0x000
                                                 □ lcd 0
                                                                     Character LCD
                                                                                                [clk]
                                                    control slave
                                                                     Avalon Memory Mapped Slave
                                                                                                clk 0
                                                                                                          ■ 0x00000030 |0x000|
                                                 ■ WaveformGenerator 0 | WaveformGenerator
                                                                                                clk 0
                                                                     Avaion Memory Mapped Slave
                                                                                                cik 0
                                                                                                          @ 0x00000080 0x000
                                                                                                   P Filters...
                                                  Edit...
                                        K Remove
                                                                                    Address Map...
                                                                                                              Filter: Default
                                        nents can be edited through the Component Editor.
```

