


SEQUENTIAL TEST BENCHES



TEST BENCH BASICS





CLOCK GENERATION

```
-- Clock Generator with
-- adj phase & duty cycle
genClk: process
 begin
    clk \ll 0;
    wait for phase;
    loop
      clk <= 1;
      wait for time high;
      clk <= 0;
     wait for time low;
    end loop
end process addProc;
```

```
-- Basic concurrent
-- Clock Generator
signal clk : std logic := 1
signal clk2 : std logic : t '1';
  constant period : time := 20 ns;
begin -- waveform
  clk <= not clk after period/2;
  clk2 <= not clk2 after period/2
         when end sim = false
         else unaffected
```



SEQUENTIAL TESTBENCH

```
entity anderClocked is
 port (
   clk : in std logic;
   reset : in std logic;
   inA : in std logic;
   inB : in std logic;
   anderOut : out std logic);
end anderClocked;
architecture add of anderClocked is
begin -- ander
addProc: process (clk, reset)
 begin -- process addProc
   if reset = '0' then
     anderOut <= '0';
   elsif rising edge(clk) then
     anderOut <= inA and inB;</pre>
   end if:
 end process addProc;
end add;
```

```
signal clk : std logic := '1';
 constant period : time := 20 ns;
begin -- waveform
  UUT: anderClocked
   port map (clk => clk, ...);
  clk <= not clk after period/2;</pre>
  reset <= '0', '1' after 25 ns;
  WaveGen Proc: process
  begin
    wait until reset = '1';
   wait until clk = '1';
    inA <= '0';
    inB <= '1';
    wait for period;
    inA <= 1;
```



STIMULUS SYNCHRONIZATION


```
wait until clk = '1';
assert count = "01" report "missing 01" severity error;

...
wait until clk = '1';
wait for 1 ns;
assert count = "01" report "missing 01" severity error;
```

> Remember to wait until signal has settled, before testing it.




SEQ. TB WAVEFORM





MODELSIM LIST WINDOW





STIMULUS PROCEDURES

```
-- purpose: Simulus Generator
procedure doAnd (
  constant inp : in std logic vector(1 downto 0);
  signal clk: in std logic;
  signal inA : out std logic;
  signal inB : out std logic) is
begin -- doAnd
  inA \le inp(0);
  inB \le inp(1);
                           -- Stimuli Process
  wait until clk = '1';
  wait for 2 ns;
                           doAnd("10", clk, inA, inB);
                           doAnd("11", clk, inA, inB);
end doAnd;
                           doAnd("01", clk, inA, inB);
```

> Can only be called from processes with NO sensitivity list




RESPONSE MONITOR

```
monitorAnder: process
variable a, b : std logic;
begin
  a := inA;
  b := inB;
                                     -- Latch inputs
  wait until clk = '1';
                                     -- Pos clk edge
  wait for 1 ns;
  assert anderOut = (a and b)
    report "addition error: " & std logic'image(a) &
    " and " & std logic'image(b) & " != " &
    std logic'image(anderOut) severity error;
end process monitorAnder;
```



SIMULATION PACKAGES



- > Packages for external models simplifies design and eases re-use
- > Models for external components may be available



SIMULATION PACKAGE EXAMPLE

```
package and Tester is
  constant: thold: time= 2 ns;
  procedure doAnd (
    constant inp : in std logic vector(1 downto 0);
    signal clk : std logic;
    signal inA : out std logic;
    signal inB : out std logic);
end andTester;
                            library ieee;
                            use ieee.std logic 1164.all;
package body and Tester is
                            use work.andTester.all;
procedure doAnd (...) is
 begin -- doAnd
                             WaveGen Proc: process
    inA \le inp(0);
                              begin
    inB \le inp(1);
    wait until clk = '1';
                                doAnd("11", clk, inA, inB);
    wait for thold;
  end doAnd;
end andTester;
```



RECORDS IN PROCEDURE CALLS

```
type AvalonMmBus type is record
   csi clockreset clk : std logic;
   avs s1 writedata: std logic vector(7 downto 0);
   avs s1 readdata : std logic vector(7 downto 0);
 end record;
procedure MonAvalonRdWr (
   constant NbrCs : in integer;
   signal AvalonBus : in AvalonMmBus type);
 assert AvalonBus.avs s1 read = '0'
        report "Read Set during Write cycle";
```

- Records ease the transfer of signals through hierarchal designs and makes them more robust to changes (Think: A class)
- > NOT supported by SOPC tools (Qsys/SOPC Builder)!!!

