## SOPC INTRODUCTION

#### INTRODUCING SOPC

- System on Programmable Chips comprises of FPGA + CPU
- > CPU is good for
- > Control logic, Managing network interfaces, UI
- > FPGA is good for
- Massive parallel data processing, custom interfaces, low latency interfaces
- Different setups for different applications
- > Hard- / Firm- / Soft Core setups



#### "HARD CORE" PROCESSOR

> Processor implemented in silicon with an FPGA on the same die or bundled.

#### > Altera:

- > Cyclone V SoC: ARM Cortex-A9 (1-2x @ 900MHz)
- > Stratix 10 SoC: ARM Cortex-A53 (4x @ 1500MHz)

#### Xilinx:

- > Zynq 7000 : ARM Cortex-A9 (1-2x @ 900MHz)
- > Ultrascale+: ARM Cortex-A53 (4x @ 1500MHz)


#### > Actel:

- > ProASIC3 : ARM Cortex-M1 (1x @ 200MHz)
- > Trend is hard core for high performance + low power



#### FIRM CORE PROCESSOR

- > Processor created from optimized programmable blocks and structures in an FPGA
- > Altera: Nios II and Xilinx: MicroBlaze
- > Very feature-rich and flexible
- Can change following things compile time:
- > ALU functionality,
- > Number and types of peripherals,
- > Memory width, and address space
- > Size of instruction/data cache
- > Level of debug logic
- > Custom Instructions
- > Hardware acceleration C2H



> Lower performance than Hard Cores



#### SOFT CORE PROCESSORS

- > Processor purely based on general IP, can fit into most FPGAs
- > ESA: Leon II (MIPS based)
- > Opencores.org:
- > 8051, MSP430, AVR..... And many more
- Not architecture dependent
- > Higher power and resource consumption.
- > Software toolchain and support is not very mature
- Used for low complexity, low-cost high-volume projects that will evolve into asics




#### SOPC TOOLS

- A specific EDA\* tool from every vendor to specify the SOPC system.
- > The EDA generates a synthesizable HDL-component for the softcore. Source code is often scrambled – but we got a licenses that unlocks the code.
- > We can instantiate the HDL-component along with user specific HDL code.
- The Vendor normally supplies C/C++ tool chain for the Softcore.




### SOC SYSTEM OVERVIEW

## System On Chip






### **CLOCKS & RESET**



**Qsys Clock/Reset View** 




# **BUSSES - AXI (64/128-BIT)**








# BUSSES – AXI LIGHT (32-BIT)







### **BUSSES – ADDRESSING**



### **JTAG**

**JTAG** 





 JTAG is a shift-register interface for programming, test and debugging



### **WORKFLOW**

