```
# TOD0:
\# reg_x =
# reg_y =
# adder =
# x_init and y_init are the load_data signal to reg_x and reg_y, respectively
reg_x = RegisterShiftLeft(x, x_init, load, x_en, clock, reset)
reg_y = RegisterShiftRight(y, y_init, load, y_en, clock, reset)
adder = Adder(adder_out, p, x)
# set up control signals for registers
@always_comb
def comb_regs():
    p_reset.next = load
    if (y \& 1) == 0:
        p_{en.next} = 0
    else:
        p_{en.next} = 1
    # TOD0:
    # set the p_en signal
    # p_en.next = ...
```

```
(myhdlvenv) MacBook-Pro-4:lab6 jonathanameri$ python3 mul.py 17 36 202
load cnt prod
                       p_en x_en y_en done
    0
   0
   0
                             1
                               0
                               0
   0
                        1
   0
   0
                             1
                               0
                           1
   0
   1
                               1
17 * 36 = 612
   0 0000000000000000 0000000000100100 11001010
                             1
                               0
                        0
                           1
   0000000000000000 0000000001001000 01100101
                        1
                             1
                               0
   000000001001000 0000000010010000 00110010
                               0
   3 000000001001000 0000000100100000 00011001
                               0
                        1
                             1
   0000000101101000 0000001001000000 00001100
                               0
   0000000101101000 0000010010000000 00000110
                        0
                               0
   0
                               0
   1
   1
   202 = 7272
```