Recordando VHDL

Federico G. Zacchigna, Gonzalo Lavigna y Pablo Slavkin

Maestría en sistemas embebidos Universidad de Buenos Aires MSE 5Co2020

24/06/2020

Outline



HDLs

Tipos de datos en VHDL

Descripción de una entidad

Testbench

Lenguajes HDL



Es un lenguajes utilizaado para una descripción formal del hardware.

- Esquemático.
- Arquitectura.
- Micro-arquitectura.
- Comportamiento.

Ejemplos

VHDL, Verilog, SystemC, SystemVerilog, AHDL.

VHDL: Bibliotecas y tipos de datos



Bibliotecas típicas

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric.all;
```


Tipos de datos

```
std_logic
std_logic_vector(1 downto 0)
singed
unsigned
integer
```

VHDL: Conversiones entre datos



Para aquellas señales que tengan más de un bit:



Es necesario incluir las bibliotecas:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric.all;
```

Estructura de un archivos

 $\frac{22}{23}$ $\frac{24}{24}$



Se utilizará un archivo por cada bloque de diseño.

```
-- se define la ARQUITECTURA del bloque
 -- comportamiento/estructura del bloque
```

Puertos de entrada y salida



```
1    -- entidad
2    entity andgate is
3    port (
4       in0_i : in std_logic;
5       in1_i : in std_logic;
6       out_o : out std_logic
7    );
8    end entity andgate;
```



Descripción del comportamiento




```
architecture rtl of andgate is

-- declaracion de senales,

-- variables y constantes internas
begin


-- descripcion de la arquitectura
out_o <= inO_i and in1_i;
```



Bloque AND completo



```
in0_i : in std_logic;
in1_i : in std_logic;
  out_o : out std_logic
out o <= inO i and in1 i:
```



Bloque AND completo



```
in0_i : in std_logic;
in1_i : in std_logic;
  out_o : out std_logic
process(in0_i, in1_i) begin
  out_o <= in0_i and in1_i;</pre>
```

4


8 9

LO

12


13

23 24






- Para testear otros bloques.
- ▶ Se generan señaes de pruebas que se conectan a las entradas del DUT.
- ► Se observan las salidas del DUT.






- Para testear otros bloques.
- ► Se generan señaes de pruebas que se conectan a las entradas del DUT.
- ► Se observan las salidas del DUT.






- Para testear otros bloques.
- ▶ Se generan señaes de pruebas que se conectan a las entradas del DUT.
- ► Se observan las salidas del DUT.






```
-- entidad
     -- arquitetura
10
         port (
           in0_i : in std_logic:
13
           in1_i : in std_logic;
14
           out_o : out std_logic
16
       signal tb_in0_s : std_logic;
18
       signal tb_in1_s : std_logic;
19
       signal tb_out_s : std_logic;
20
```






```
22
       dut : andgate
23
       port map(
24
         in0_i => tb_in0_s,
25
         in1_i => tb_in1_s,
26
         out_o => tb_out_s
27
28
29
       -- asignacion de senales de entrada
30
       tb_in0_s <= '0'.
32
33
                    '1' after 10 ns.
34
                     '0' after 23 ns:
36
       tb in1 s <= '1'.
37
                    '0' after 17 ns,
38
                     '1' after 27 ns:
39
40
```






```
-- device under test
                                                      22
                                                             dut : andgate
                                                      23
                                                             port map(
                                                      24
                                                                in0_i => tb_in0_s,
                                                      25
                                                               in1_i => tb_in1_s,
                                                      26
                                                                out_o => tb_out_s
                                                      28
                                                             );
                                                      29
                                                      30
                                                              -- asignacion de senales de entrada
                                                              -- senal 0
12
         port (
                                                      32
                                                             tb in0 s \leq= '0'.
           in0_i : in std_logic;
                                                                          '1' after 10 ns.
                                                      33
           in1_i : in std_logic;
14
                                                      34
                                                                          '0' after 23 ns:
           out_o : out std_logic
                                                      35
16
                                                      36
                                                      37
                                                             tb in1 s <= '1'.
       signal tb_in0_s : std_logic;
                                                                          '0' after 17 ns.
18
                                                      38
       signal tb_in1_s : std_logic;
                                                                          '1' after 27 ns:
                                                      39
       signal tb_out_s : std_logic;
20
                                                      40
```











. New Project Wizard will guide you through the process of selecting design sources and a target device for a new project.











. New Project Wizard will guide you through the process of selecting design sources and a target device for a new project.











. New Project Wizard will guide you through the process of selecting design sources and a target device for a new project.




















































































Parámetros genéricos



Compuerta AND completa de 1 y 4 entradas

```
4
                                                        4
                                                             -- entidad
       port (
                                                        9
                                                               port (
         in0_i : in std_logic;
                                                                 in0_i : in std_logic_vector(3 downto 0);
10
                                                       10
         in1_i : in std_logic;
                                                                 in1_i : in std_logic_vector(3 downto 0);
         out_o : out std_logic
                                                                 out_o : out std_logic_vector(3 downto 0)
                                                       13
14
                                                       14
                                                       15
     -- arquitetura
                                                             -- arquitetura
16
                                                       16
18
                                                       18
       out_o <= in0_i and in1_i;</pre>
                                                               out_o <= in0_i and in1_i;</pre>
                                                       19
19
20
                                                       20
```

Parámetros genéricos




Compuerta AND completa de 4 y N entradas

```
4
                                                       4
                                                            -- entidad
                                                       6
                                                              generic (N : integer);
       port (
                                                              port (
         in0_i : in std_logic_vector(3 downto 0); 10
                                                                inO_i : in std_logic_vector(N-1 downto 0);
10
         in1_i : in std_logic_vector(3 downto 0); 11
                                                                in1_i : in std_logic_vector(N-1 downto 0);
         out_o : out std_logic_vector(3 downto 0)
                                                                out_o : out std_logic_vector(N-1 downto 0)
                                                      13
14
                                                      14
                                                      15
     -- arquitetura
                                                            -- arquitetura
16
                                                      16
18
                                                      18
       out_o <= in0_i and in1_i;</pre>
                                                              out_o <= in0_i and in1_i;</pre>
19
                                                      19
20
                                                      20
```

Veamos un ejemplo ...





¿PREGUNTAS?

