Introducción a VHDL

Federico G. Zacchigna

FIUBA

13/01/2017

Outline

HDLs

Tipos de datos en VHDL

Descripción de una entidad

Testbench

Lenguajes HDL

Es un lenguajes utilizaado para una descripción formal del hardware.

- Esquemático.
- Arquitectura.
- Micro-arquitectura.
- Comportamiento.

Ejemplos


VHDL, Verilog, SystemC, SystemVerilog, AHDL.

Bibliotecas y tipos de datos

```
Bibliotecas típicas
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric.all;
Tipos de datos
    std_logic
    std_logic_vector(1 downto 0)
    singed
    unsigned
    integer
```

Conversiones entre datos

Para aquellas señales que tengan más de un bit:



Es necesario incluir las bibliotecas:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric.all;
```

Estructura de un archivos

Se utilizará un archivo por cada bloque de diseño.

```
-- bibliotecas
2
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
      -- se definen el nombre los puertos de la ENTIDAD
     entity andgate is
10
        -- puertos de la arquitectura
11
12
     end entity andgate;
13
14
15
16
      -- se define la ARQUITECTURA del bloque
17
     architecture rtl of andgate is
18
        -- declaracion de variables internas
19
20
     begin
        -- comportamiento/estructura del bloque
21
22
     end architecture rtl;
23
24
```

Puertos de entrada y salida

```
1    -- entidad
2    entity andgate is
3    port (
4       in0_i : in std_logic;
5       in1_i : in std_logic;
6       out_o : out std_logic
7    );
8    end entity andgate;
```


Descripción del comportamiento

```
architecture rtl of andgate is


-- declaracion de senales,
-- variables y constantes internas
begin
-- descripcion de la arquitectura
out_o <= inO_i and in1_i;
end architecture rtl;
```

Bloque AND completo


```
-- bibliotecas
    library ieee;
    use ieee.std_logic_1164.all;
4
    use ieee.numeric_std.all;
5
    -- entidad
6
    entity andgate is
      port (
         in0_i : in std_logic;
9
         in1_i : in std_logic;
10
        out_o : out std_logic
11
      );
12
    end entity andgate;
13
14
    -- arquitetura
15
16
    architecture rtl of andgate is
       -- declaracion de senales,
17
       -- variables y constantes internas
18
    begin
19
       -- descripcion de la arquitectura
20
       out_o <= in0_i and in1_i;
21
    end architecture rtl;
22
```




- Para testear otros bloques.
- Se generan señaes de pruebas que se conectan a las entradas del DUT.
- Se observan las salidas del DUT.




- Para testear otros bloques.
- Se generan señaes de pruebas que se conectan a las entradas del DUT.
- Se observan las salidas del DUT.




- Para testear otros bloques.
- Se generan señaes de pruebas que se conectan a las entradas del DUT.
- Se observan las salidas del DUT.



```
-- bibliotecas
1
     library ieee;
2
     use ieee.std_logic_1164.all;
3
4
     -- entidad
5
     entity tb_andgate is
6
     end entity tb_andgate;
7
8
     -- arquitetura
9
     architecture rtl of tb_andgate is
10
       component andgate is
11
12
         port (
13
           in0_i : in std_logic;
           in1_i : in std_logic;
14
           out_o : out std_logic
15
         );
16
       end component andgate;
17
       signal tb_in0_s : std_logic;
18
       signal tb_in1_s : std_logic;
19
       signal tb_out_s : std_logic;
20
     begin
21
```



```
begin
21
22
       dut : andgate
23
       port map(
24
         in0_i => tb_in0_s,
25
         in1_i => tb_in1_s,
26
        out o => tb out s
27
       );
28
29
       -- asignacion de senales de entrada
30
       -- senal O
31
32
       tb in0 s <= '0'.
33
                    '1' after 10 ns,
                    '0' after 23 ns:
34
35
       -- senal 1
36
       tb_in1_s <= '1',
37
                    '0' after 17 ns,
38
                    '1' after 27 ns;
39
40
     end architecture rtl;
41
```



4

5

6

9

10

11

12

13

14

15

16

17


18

19


20

```
-- bibliotecas
                                          begin
                                     21
                                             -- device under test
library ieee;
                                     22
use ieee.std_logic_1164.all;
                                     23
                                             dut : andgate
                                             port map(
                                     24
                                               in0 i => tb in0 s.
-- entidad
                                     25
entity tb_andgate is
                                               in1_i => tb_in1_s,
                                     26
end entity tb_andgate;
                                     27
                                               out_o => tb_out_s
                                             ):
                                     28
-- arquitetura
                                     29
                                             -- asignacion de senales de entrada
architecture rtl of tb_andgate is
                                     30
  component andgate is
                                     31
                                             -- senal 0
    port (
                                             tb_in0_s <= '0',
                                     32
      in0_i : in std_logic;
                                     33
                                                          '1' after 10 ns,
      in1_i : in std_logic;
                                                          '0' after 23 ns;
                                     34
      out_o : out std_logic
                                     35
    ):
                                     36
                                             -- senal 1
  end component andgate;
                                             tb_in1_s <= '1',
                                     37
  signal tb_in0_s : std_logic;
                                                          '0' after 17 ns.
                                     38
                                                          '1' after 27 ns:
  signal tb_in1_s : std_logic;
                                     39
  signal tb_out_s : std_logic;
                                     40
                                           end architecture rtl:
begin
                                     41
```


Abrimos el ise.




Luego "File → New Project ..." Elegimos directorio de trabajo Elegimos nombre del proyecto




Elegimos el kit (FPGA), lenguaje y herramientas



"Finish"




Clic derecho sobre la zona marcada y "Add Source ...".




Elegimos los archivos fuentes de nuestros archivos.


NOTA: El "tb_andgate.vhd", agregarlo solo para la simulación



Clic sobre "Simulación"




Clic sobre el archivo a simular: "tb_andgate.vhd"




Doble clic sobre "Beahvioral Check Syntax"

Doble clic sobre "Simulate Behavioral Model"



Se abre el ISim.

Comprobamos que la salida de nuestra compuerta sea correcta Solo está en '1', cuando las dos entradas están en '1'.



Compuerta AND completa de 1 y 4 entradas

```
-- bibliotecas
                                                 -- bibliotecas
                                            1
     library ieee:
                                                 library ieee;
                                            2
     use ieee.std_logic_1164.all;
                                                 use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
                                                 use ieee.numeric_std.all;
4
                                            4
5
                                            5
     -- entidad
                                                 -- entidad
6
                                            6
     entity andgate is
                                                 entity andgate4 is
                                            8
       port (
                                            9
                                                   port (
10
         in0_i : in std_logic;
                                           10
                                                     in0_i : in std_logic_vector(
                                                       3 downto 0);
11
                                           11
         in1_i : in std_logic;
                                                     in1_i : in std_logic_vector(
12
                                           12
13
                                           13
                                                       3 downto 0):
         out_o : out std_logic
                                                     out_o : out std_logic_vector(
14
                                           14
                                           15
                                                       3 downto 0)
15
       ):
                                           16
                                                   ):
16
     end entity andgate;
                                                 end entity andgate4;
17
                                           17
                                           18
18
     -- arquitetura
                                                 -- arquitetura
19
                                           19
     architecture rtl of andgate is
                                                 architecture rtl of andgate4 is
20
                                           20
     begin
                                                 begin
21
                                           21
       out_o <= in0_i and in1_i;
                                                   out_o <= in0_i and in1_i;
                                           22
     end architecture rtl:
                                                 end architecture rtl:
23
                                           23
```

Compuerta AND completa de 4 y N entradas

```
-- bibliotecas
                                                -- bibliotecas
                                            1
     library ieee:
                                                library ieee;
                                            2
     use ieee.std_logic_1164.all;
                                                use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
                                                use ieee.numeric_std.all;
4
5
                                            5
     -- entidad
                                                -- entidad
6
     entity andgate4 is
                                                entity andgateN is
                                                   generic (N : integer);
                                            8
       port (
                                            9
                                                  port (
10
         in0_i : in std_logic_vector(
                                           10
                                                     in0_i : in std_logic_vector(
11
           3 downto 0);
                                           11
                                                       N-1 downto 0);
         in1_i : in std_logic_vector(
                                                     in1_i : in std_logic_vector(
12
                                           12
13
           3 downto 0):
                                           13
                                                       N-1 downto 0):
         out_o : out std_logic_vector(
                                                     out_o : out std_logic_vector(
14
                                           14
           3 downto 0)
                                           15
                                                       N-1 downto 0)
15
       );
                                                   ):
16
                                           16
     end entity andgate4;
17
                                           17
                                                end entity andgateN;
18
                                           18
     -- arquitetura
                                                -- arquitetura
19
                                           19
     architecture rtl of andgate4 is
                                                architecture rtl of andgateN is
20
                                           20
     begin
                                                begin
21
                                           21
       out_o <= in0_i and in1_i;
                                                   out_o <= in0_i and in1_i;
                                           22
     end architecture rtl:
                                                end architecture rtl:
23
                                           23
```