

## Contador ascendente y descendente por uart.





```
set property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get ports {led_pins[0]}]
set property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get ports {led_pins[1]}]
set property -dict {PACKAGE PIN N16 IOSTANDARD LVCMOS33} [get ports {led pins[2]}]
set property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get ports {led_pins[3]}]
# CLK source 50 MHz
set property -dict {PACKAGE PIN H16 IOSTANDARD LVCMOS33} [get ports clk pin]
# Rst Btn[3]
set property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS33} [get ports rst_pin]
# Nible Swap Btn[0]
set property -dict {PACKAGE PIN D19 IOSTANDARD LVCMOS33} [get ports btn pin]
# UART
set property -dict {PACKAGE_PIN Y18 IOSTANDARD LVCMOS33} [get ports rxd_pin]
set property -dict {PACKAGE PIN Y19 IOSTANDARD LVCMOS33} [get ports txd pin]
```



All ports (9)							
√	OUT			(Multiple)	LVCMOS33*	•	3.300
✓ led_pins[3]	OUT	M14	~	✓ 35	LVCMOS33*	•	3.300
√ led_pins[2]	OUT	N16	~	✓ 35	LVCMOS33*	•	3.300
<pre>led_pins[1]</pre>	OUT	P14	~	✓ 34	LVCMOS33*	•	3.300
√ led_pins[0]	OUT	R14	~	✓ 34	LVCMOS33*	*	3.300
V 🗎 Scalar ports (5)							
btn_pin	IN	D19	~	✓ 35	LVCMOS33*	•	3.300
clk_pin	IN	H16	~	✓ 35	LVCMOS33*	•	3.300
rst_pin	IN	L19	~	✓ 35	LVCMOS33*	•	3.300

Y19

Fixed Bank

V

v v

I/O Std

default (LVCMOS18)

34 LVCMOS33\*

Board Part Pin Board Part Interface Neg Diff Pair Package Pin

Name

rxd\_pin

√ txd\_pin

Direction

IN

OUT

Vcco Vr

1.800

₹ 3.300

