
### Advanced Digital Design with the Verilog HDL



M. D. Ciletti

**Department** of **Electrical and Computer Engineering University of Colorado** Colorado Springs, Colorado

ciletti@vlsic.uccs.edu

Draft: Chap 5: Logic Design with Behavioral Models of Combinational and Sequential Logic (Rev 9/23/2003)

Copyright 2000, 2002, 2003. These notes are solely for classroom use by the instructor. No part of these notes may be copied, reproduced, or distributed to a third party, including students, in any form without the written permission of the author.

Note to the instructor: These slides are provided solely for classroom use in academic institutions by the instructor using the text, Advance Digital Design with the Verilog HDL by Michael Ciletti, published by Prentice Hall. This material may not be used in off-campus instruction, resold, reproduced or generally distributed in the original or modified format for any purpose without the permission of the Author. This material may not be placed on any server or network, and is protected under all copyright laws, as they currently exist. I am providing these slides to you subject to your agreeing that you will not provide them to your students in hardcopy or electronic format or use them for off-campus instruction of any kind. Please email to me your agreement to these conditions.

I will greatly appreciate your assisting me by calling to my attention any errors or any other revisions that would enhance the utility of these slides for classroom use.

### **COURSE OVERVIEW**

- Review of combinational and sequential logic design
- Modeling and verification with hardware description languages
- Introduction to synthesis with HDLs
- Programmable logic devices
- State machines, datapath controllers, RISC CPU
- Architectures and algorithms for computation and signal processing
- Synchronization across clock domains
- Timing analysis
- Fault simulation and testing, JTAG, BIST

### **Data Types**

Two families of data types for variables:

Nets: wire, tri, wand, triand, wor, trior, supply0, supply1

Registers: reg, integer, real, time, realtime

- Nets establish structural connectivity
- Register variables act as storage containers for the waveform of a signal
- Default size of a net or reg variable is a signal bit
- An integer is stored at a minimum of 32 bits
- time is stored as 64 bit integer
- real is stored as a real number
- realtime stores the value of time as a real number.

### **Behavioral Models**

- Behavioral models are abstract descriptions of functionality.
- Widely used for quick development of model
- Follow by synthesis
- We'll consider two types:
  - Continuous assignment (Boolean equations)
  - Cyclic behavior (more general, e.g. algorithms)

### **Example: Abstract Models of Boolean Equations**

- Continuous assignments (Keyword: assign) are the Verilog counterpart of Boolean equations
- Hardware is implicit (i.e. combinational logic)

**Example** 5.1 (p 145): Revisit the AOI circuit in Figure 4.7

```
module AOI 5 CA0 (y out, x in1, x in2, x in3, x in4, x in5);
            x_in1, x_in2, x_in3, x_in4, x_in5;
 input
 output
          y out;
 assign y_out = \sim((x_in1 & x_in2) | (x_in3 & x_in4 & x_in5));
endmodule
```


 The LHS variable is monitored automatically and updates when the RHS expression changes value

# **Example 5.2 (p 146)**

```
module AOI_5_CA1 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5, enable);
 input
               x_in1, x_in2, x_in3, x_in4, x_in5, enable;
 output
               y_out;
 assign y_out = enable ? \sim((x_in1 & x_in2) | (x_in3 & x_in4 & x_in5)) : 1'bz;
endmodule
```

- The conditional operator (? :) acts like a software if-then-else switch that selects between two expressions.
- Must provide both expressions

### Equivalent circuit:




# **Implicit Continuous Assignment**

#### Example 5.3

```
module AOI_5_CA2 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5, enable);
 input
               x_in1, x_in2, x_in3, x_in4, x_in5, enable;
 output
               y out;
 wire y_out = enable ? \sim((x_in1 & x_in2) | (x_in3 & x_in4 & x_in5)) : 1'bz;
endmodule
```

# **Example 5.4 (p 148)**



## **Propagation Delay for Continuous Assignments**

```
Example 5.3 (Note: Three-state behavior)
```

```
module AOI_5 _CA2 (y_out, x_in1, x_in2, x_in3, x_in4);
 input
        x_in1, x_in2, x_in3, x_in4;
 output y out;
 wire #1 y1 = x_{in1} & x_{in2}; // Bitwise and operation
 wire #1 y2 = x_in3 & x_in_4;
 wire #1 y_out = \sim (y1 | y2); // Complement the result of bitwise OR operation
endmodule
```

### **Multiple Continuous Assignments**


Multiple continuous assignments are active concurrently

```
module compare_2_CA0 (A_It_B, A_gt_B, A_eq_B, A1, A0, B1, B0);
 input A1, A0, B1, B0;
 output A_lt_B, A_gt_B, A_eq_B;
 assign A It B = (\sim A1) & B1 | (\sim A1) & (\sim A0) & B0 | (\sim A0) & B1 & B0;
 assign A gt B = A1 & (\simB1) | A0 & (\simB1) & (\simB0) | A1 & A0 & (\simB0);
 assign A_eq_B = (~A1) & (~A0) & (~B1) & (~B0) | (~A1) & A0 & (~B1) & B0
     | A1 & A0 & B1 & B0 | A1 & (~A0) & B1 & (~B0);
```

#### endmodule

Note: this style can become unwieldy and error-prone

# Review of Modeling Styles for Combinational Logic



### **Latched and Level-Sensitive Behavior**

- Avoid explicit or implicit structural feedback
- It simulates but won't synthesize
- Timing analyzers won't work either

#### **Example**

```
assign q = set ~& qbar;
assign qbar = rst ~& q;
```


# **Recommended Style for Transparent Latch**

- Use a continuous assignment with feedback to model a latch
- Synthesis tools understand this model

#### Example 5.7

```
module Latch_CA (q_out, data_in, enable);
 output
              q out;
 input
              data in, enable;
 assign q out = enable ? data in : q out;
endmodule
```

#### Simulation results:




### **Example: T-Latch with Active-Low Reset**

Example 5.8: T-latch with active-low reset (nested conditional operators)

```
module Latch_Rbar_CA (q_out, data_in, enable, reset_bar);
 output
              q out;
              data_in, enable, reset_bar;
 input
 assign q_out = !reset_bar ? 0 : enable ? data_in : q_out;
endmodule
```

#### Simulation results:



### **Abstract Modeling with Cyclic Behaviors**

- Cyclic behaviors assign values to register variables to describe the behavior of hardware
- Model level-sensitive and edge-sensitive behavior
- Synthesis tool selects the hardware
- Note: Cyclic behaviors re-execute after executing the last procedural statement executes (subject to timing controls – more on this later)

### **Example 5.9: D-type Flip-Flop**

```
module df_behav (q, q_bar, data, set, reset, clk);
              data, set, clk, reset;
input
 output
              q, q bar;
 reg
              q;
 assign q_bar = ~ q;
 always @ (posedge clk) // Flip-flop with synchronous set/reset
 begin
  if (reset == 0) q <= 0; // <= is the nonblocking assignment operator</pre>
   else if (set ==0) q <= 1;
    else q <= data;
 end
endmodule
```

# **Example 5.10 (Asynchronous reset)**

```
module asynch df behav (q, q bar, data, set, clk, reset );
 input
              data, set, reset, clk;
 output
              q, q bar;
 reg
              q;
 assign q_bar = ~q;
 always @ (negedge set or negedge reset or posedge clk)
  begin
   if (reset == 0) q <= 0;
   else if (set == 0) q <= 1;
    else q <= data; // synchronized activity</pre>
   end
endmodule
```

Note: See discussion in text

Note: Consider simultaneous assertion of set and reset).

# **Example: Transparent Latch (Cyclic Behavior)**

```
module tr_latch (q_out, enable, data);
 output q_out;
 input enable, data;
 reg q_out;
 always @ (enable or data)
  begin
   if (enable) q_out = data;
  end
endmodule
```

### **Alternative Behavioral Models**

#### **Example 5. 12** (Two-bit comparator)

```
module compare_2_CA1 (A_It_B, A_gt_B, A_eq_B, A1, A0, B1, B0);
 input
        A1, A0, B1, B0;
 output A_lt_B, A_gt_B, A_eq_B;
 assign A_{t_B} = (\{A1,A0\} < \{B1,B0\});
 assign A_gt_B = (\{A1,A0\} > \{B1,B0\});
 assign A_{eq}B = (\{A1,A0\} = \{B1,B0\});
endmodule
```

### Example 5.13 (Clarity!)

```
module compare_2_CA1 (A_lt_B, A_gt_B, A_eq_B, A, B);
 input [1: 0] A, B;
 output A_lt_B, A_gt_B, A_eq_B;
 assign A_{t_B} = (A < B); // The RHS expression is true (1) or false (0)
 assign A_gt_B = (A > B);
 assign A_eq_B = (A == B);
endmodule
```

#### **Example 5.14** (Parameterized and reusable model)

```
module compare_32_CA (A_gt_B, A_lt_B, A_eq_B, A, B);
                               word_size = 32;
 parameter
             [word_size-1: 0] A, B;
 input
 output
                               A_gt_B, A_lt_B, A_eq_B;
 assign A_gt_B = (A > B), // Note: list of multiple assignments
        A_{t_B} = (A < B),
        A_eq_B = (A == B);
endmodule
```

### **Dataflow – RTL Models**

 Dataflow (register transfer level) models of combinational logic describe concurrent operations on datapath signals, usually in a synchronous machine

#### Example 5.15

## **Modeling Trap**

- The order of execution of procedural statements in a cyclic behavior may depend on the order in which the statements are listed
- A procedural assignment cannot execute until the previous statement executes
- Expression substitution is recognized by synthesis tools

#### Example 5.16

endmodule

```
module shiftreg_PA (E, A, clk, rst);
 output A;
 input E;
 input clk, rst;
 reg A, B, C, D;
 always @ (posedge clk or posedge rst) begin
  if (reset) begin A = 0; B = 0; C = 0; D = 0; end
  else begin
   A = B;
                                              Result of synthesis:
   B = C;
   C = D;
   D = E;
                                                    R
  end
                                          clk
 end
```

rst

#### Reverse the order of the statements:

```
module shiftreg_PA_rev (A, E, clk, rst);
 output A;
 input E;
 input clk, rst;
 reg A, B, C, D;
 always @ (posedge clk or posedge rst) begin
  if (rst) begin A = 0; B = 0; C = 0; D = 0; end
  else begin
   D = E;
   C = D:
                                    Result of synthesis:
   B = C:
   A = B;
  end
 end
                                                  R
endmodule
                                      clk
                                      rst
```

Figure 5.8 Circuit synthesized as a result of expression substitution in an incorrect model of a 4-bit serial shift register.

# Nonblocking Assignment Operator and Concurrent **Assignments**

- Nonblocking assignment statements execute concurrently (in parallel) rather than sequentially
- The order in which nonblocking assignments are listed has no effect.
- Mechanism: the RHS of the assignments are sampled, then assignments are updated
- Assignments are based on values held by RHS before the statements execute
- Result: No dependency between statements

### **Example: Shift Register**

#### Example 5.17


```
module shiftreg nb (A, E, clk, rst);
 output A;
 input E;
 input clk, rst;
 reg A, B, C, D;
always @ (posedge clk or posedge rst) begin
 if (rst) begin A <= 0; B <= 0; C <= 0; D <= 0; end
 else begin
  A <= B;  // D <= E;
B <= C;  // C <= D;
C <= D;  // B <= D;
D <= E;  // A <= B;
 end
 end
endmodule
```

### **Algorithm-Based Models**

#### Example 5.18

```
module compare 2 algo (A It B, A gt B, A eq B, A, B);
 output A_lt_B, A_gt_B, A_eq_B;
input [1: 0] A, B;
                 A_lt_B, A_gt_B, A_eq_B;
 reg
 always @ (A or B) // Level-sensitive behavior
  begin
  A It B = 0:
   A gt B = 0;
   A eq B = 0;
   if (A == B) A_eq_B = 1; // Note: parentheses are required
   else if (A > B) A gt B = 1;
            A It B = 1;
   else
  end
endmodule
```


### Result of synthesis:



# Simulation with Behavioral Models

See discussion in text – p 165

# **Example 5.19: Four-Channel Mux with Three-State** Output



```
module Mux 4 32 case (mux out, data 3, data 2, data 1, data 0, select, enable);
     output [31: 0] mux_out;
     input [31: 0] data_3, data_2, data_1, data_0;
     input [1: 0] select;
                      enable;
     input
             [31: 0] mux_int;
     reg
     assign mux_out = enable ? mux_int : 32'bz;
     always @ (data 3 or data 2 or data 1 or data 0 or select)
      case (select)
       0:
                  mux int = data 0;
        1:
                  mux int = data 1;
                  mux int = data 2;
        3:
                  mux int = data 3;
                  mux int = 32'bx; // May execute in simulation
        default:
      endcase
    endmodule
```

### **Example 5.20: Alternative Model**

```
module Mux 4 32 if
 (mux_out, data_3, data_2, data_1, data_0, select, enable);
 output [31: 0] mux_out;
 input [31: 0] data_3, data_2, data_1, data_0;
 input [1: 0] select;
 input
          enable;
         [31: 0] mux int;
 reg
 assign mux out = enable ? mux int : 32'bz;
 always @ (data 3 or data 2 or data 1 or data 0 or select)
  if (select == 0) mux int = data 0; else
   if (select == 1) mux int = data 1; else
    if (select == 2) mux int = data 2; else
     if (select == 3) mux_int = data_3; else mux_int = 32'bx;
endmodule
```

## **Example 5.21: Alternative Model**

```
module Mux_4_32_CA (mux_out, data_3, data_2, data_1, data_0, select, enable);

        output
        [31: 0]
        mux_out;

        input
        [31: 0]
        data_3, data_2, data_1, data_0;

       input [1: 0] select;
                            enable;
       input
       wire [31: 0] mux int;
       assign mux out = enable ? mux int : 32'bz;
       assign mux_int = (select == 0) ? data_0 :
                                  (select == 1) ? data_1:
                                       (select == 2) ? data_2:
                                             (select == 3) ? data 3: 32'bx;
     endmodule
```


#### **Example 5.22: Encoder**

```
module encoder (Code, Data);
 output
              [2: 0] Code;
 input [7: 0] Data;
              [2: 0] Code;
 reg
 always @ (Data)
  begin
   if (Data == 8'b00000001) Code = 0; else
   if (Data == 8'b00000010) Code = 1; else
   if (Data == 8'b00000100) Code = 2; else
   if (Data == 8'b00001000) Code = 3; else
   if (Data == 8'b00010000) Code = 4; else
   if (Data == 8'b00100000) Code = 5; else
   if (Data == 8'b01000000) Code = 6; else
   if (Data == 8'b10000000) Code = 7; else Code = 3'bx;
  end
```

#### /\* Alternative description is given below

```
always @ (Data)
case (Data)
8'b00000001 : Code = 0;
8'b00000010 : Code = 1;
8'b00001000 : Code = 2;
8'b00010000 : Code = 3;
8'b00100000 : Code = 4;
8'b01000000 : Code = 5;
8'b10000000 : Code = 6;
8'b10000000 : Code = 7;
default : Code = 3'bx;
endcase
*/
endmodule
```

#### Synthesis result (standard cells):




## **Example 5.23: Priority Encoder**

```
module priority (Code, valid data, Data);
 output
                 [2: 0] Code;
 output
                       valid data;
 input
                 [7: 0] Data;
                 [2: 0] Code;
 reg
 assign
                 valid data = |Data; // "reduction or" operator
 always @ (Data)
  begin
   if (Data[7]) Code = 7; else
                                                                                         <del>/</del>■ Code[2:0]
   if (Data[6]) Code = 6; else
                                                          Data[7:0] ■
                                                                             priority
   if (Data[5]) Code = 5; else
                                                                                            valid data
   if (Data[4]) Code = 4; else
   if (Data[3]) Code = 3; else
   if (Data[2]) Code = 2; else
   if (Data[1]) Code = 1; else
   if (Data[0]) Code = 0; else
               Code = 3'bx:
  end
```

#### /\*// Alternative description is given below

```
always @ (Data)
 casex (Data)
   8'b1xxxxxxx : Code = 7;
   8'b01xxxxxx: Code = 6;
   8'b001xxxxx : Code = 5;
   8'b0001xxxx : Code = 4;
   8'b00001xxx : Code = 3;
   8'b000001xx : Code = 2;
   8'b0000001x : Code = 1;
   8'b00000001 : Code = 0;
                 : Code = 3'bx;
   default
 endcase
endmodule
```


#### **Synthesis Result:**




### **Example 5.24: Decoder**

```
module decoder (Data, Code);
 output
              [7: 0] Data;
              [2: 0] Code;
 input
              [7: 0] Data;
 reg
 always @ (Code)
  begin
   if (Code == 0) Data = 8'b00000001; else
   if (Code == 1) Data = 8'b00000010; else
   if (Code == 2) Data = 8'b00000100; else
   if (Code == 3) Data = 8'b00001000; else
   if (Code == 4) Data = 8'b00010000; else
   if (Code == 5) Data = 8'b00100000; else
   if (Code == 6) Data = 8'b01000000; else
   if (Code == 7) Data = 8'b10000000; else
                 Data = 8'bx:
  end
```

#### Synthesis Result:




# **Example 5.25: Seven Segment Display**



```
module Seven_Seg_Display (Display, BCD);
 output [6: 0]Display;
        [3: 0]BCD;
input
        [6: 0]Display;
reg
                          abc defg
                     = 7'b111_1111;
 parameter
            BLANK
            ZERO
                     = 7'b000 0001;
 parameter
                                           // h01
            ONE
                     = 7'b100 1111;
                                           // h4f
 parameter
                     = 7'b001_0010;
 parameter
             TWO
                                           // h12
                     = 7'b000_0110;
 parameter
             THREE
                                           // h06
```

```
FOUR
                                             // h4c
                      = 7'b100 1100;
 parameter
             FIVE
                      = 7'b010 0100;
                                             // h24
 parameter
 parameter
             SIX
                      = 7'b010 0000;
                                             // h20
             SEVEN
                      = 7'b000_1111;
 parameter
                                             // h0f
                      = 7'b000_0000;
             EIGHT
                                             // h00
 parameter
             NINE
                      = 7'b000_0100;
                                             // h04
 parameter
 always @ (BCD or)
  case (BCD)
    0:
             Display = ZERO;
             Display = ONE;
             Display = TWO;
    3:
             Display = THREE;
    4:
             Display = FOUR;
             Display = FIVE;
    5:
    6:
             Display = SIX;
    7:
             Display = SEVEN;
    8:
             Display = EIGHT;
    9:
             Display = NINE:
             Display = BLANK;
    default:
  endcase
endmodule
```


## **Example 5.26: LFSR (RTL – Dataflow)**



```
module Auto_LFSR_RTL (Y, Clock, Reset);
 parameter
                            Length = 8;
                            initial_state = 8'b1001_0001; // 91h
 parameter
                            Tap_Coefficient = 8'b_1111_1100;
              [1: Length]
 parameter
 input
                            Clock, Reset;
 output
              [1: Length]
                            Y;
              [1: Length]
                            Y;
 reg
```

```
always @ (posedge Clock)
 if (!Reset) Y <= initial state; // Active-low reset to initial state
  else begin
   Y[1] \le Y[8];
   Y[2] <= Tap_Coefficient[7] ? Y[1] ^ Y[8] : Y[1];
   Y[3] <= Tap_Coefficient[6] ? Y[2] ^ Y[8] : Y[2];
   Y[4] <= Tap Coefficient[5] ? Y[3] ^ Y[8] : Y[3];
   Y[5] <= Tap_Coefficient[4] ? Y[4] ^ Y[8] : Y[4];
   Y[6] <= Tap_Coefficient[3] ? Y[5] ^ Y[8] : Y[5];
   Y[7] <= Tap_Coefficient[2] ? Y[6] ^ Y[8] : Y[6];
   Y[8] <= Tap Coefficient[1] ? Y[7] ^ Y[8] : Y[7];
 end
```

endmodule



## Example 5.27: LFSR (RTL – Algorithm)

```
module Auto LFSR ALGO (Y, Clock, Reset);
 parameter Length = 8;
 parameter initial state = 8'b1001 0001;
 parameter [1: Length] Tap Coefficient = 8'b1111 1100;
        Clock, Reset:
 input
 output [1: Length] Y;
 integer Cell ptr;
              [1: Length] Y; // Redundant declaration for some compilers
 reg
 always @ (posedge Clock)
  begin
   if (Reset == 0) Y <= initial state; // Arbitrary initial state, 91h
   else begin for (Cell_ptr = 2; Cell_ptr <= Length; Cell_ptr = Cell_ptr +1)
    if (Tap Coefficient [Length - Cell ptr + 1] == 1)
     Y[Cell ptr] <= Y[Cell ptr -1]^ Y [Length];
    else
     Y[Cell ptr] <= Y[Cell ptr -1];
     Y[1] <= Y[Length]:
   end
  end
endmodule
```

# **Example 5.28: repeat Loop**

```
word_address = 0;
repeat (memory_size)
 begin
  memory [ word_address] = 0;
  word_address = word_address + 1;
 end
```


# **Example 5.29: for Loop**

```
reg [15: 0] demo_register;
integer K;
for (K = 4; K; K = K - 1)
 begin
  demo_register [K + 10] = 0;
  demo_register[K + 2] = 1;
 end
  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
  Χ
```

## **Example 5.30: Majority Circuit**

```
module Majority_4b (Y, A, B, C, D);
 input A, B, C, D;
 output Y;
 reg Y;
 always @ (A or B or C or D) begin
  case ({A, B,C, D})
   7, 11, 13, 14, 15: Y = 1;
   default
            Y = 0:
  endcase
 end
endmodule
module Majority (Y, Data);
 parameter size = 8;
 parameter max = 3;
 parameter majority = 5;
input
             [size-1: 0] Data;
 output
 reg
             [max-1: 0]count;
 reg
integer
                      k;
```

```
always @ (Data) begin
  count = 0;
  for (k = 0; k < size; k = k + 1) begin
   if (Data[k] == 1) count = count + 1;
  end
  Y = (count >= majority);
 end
endmodule
```



## **Example 5.31 Parameterized Model of LFSR**

```
module Auto LFSR Param (Y, Clock, Reset);
                       Length = 8;
 parameter
 parameter
                        initial state = 8'b1001 0001; // Arbitrary initial state
 parameter [1: Length] Tap_Coefficient = 8'b1111_1100;
                        Clock, Reset;
 input
 output [1: Length]
         [1: Length]
 reg
 integer
 always @ (posedge Clock)
  if (!Reset) Y <= initial state;</pre>
   else begin
    for (k = 2; k \le Length; k = k + 1)
      Y[k] <= Tap Coefficient[Length-k+1] ? Y[k-1] ^ Y[Length] : Y[k-1];
      Y[1] \le Y[Length];
   end
endmodule
```

## **Example 5.32: Ones Counter**

```
begin: count_of_1s
                       // count_of_1s declares a named block of statements
 reg [7: 0] temp_reg;
 count = 0;
 temp_reg = reg_a; // load a data word
 while (temp reg)
  begin
   if (temp_reg[0]) count = count + 1;
   temp_reg = temp_reg >> 1;
  end
end
```


#### Alternative Description:

```
begin: count_of_1s
 reg [7: 0] temp_reg;
 count = 0;
 temp_reg = reg_a; // load a data word
 while (temp_reg)
  begin
   count = count + temp_reg[0];
   temp_reg = temp_reg >> 1;
  end
 end
```

Note: Verilog 2001 includes arithmetic shift operators (See Appendix I)

## **Example 5.32: Clock Generator**

```
parameter half_cycle = 50;
initial
 begin: clock_loop // Note: clock_loop is a named block of statements
  clock = 0:
  forever
   begin
    #half_cycle clock = 1;
    #half_cycle clock = 0;
   end
 end
initial
 #350 disable clock_loop;
```




## Example 5.34

```
module find first one (index value, A word, trigger);
 output [3: 0] index_value;
 input [15: 0] A_word;
 input
                  trigger;
         [3: 0] index value;
 reg
 always @ (trigger)
  begin: search_for_1
   index_value = 0;
   for (index_value = 0; index_value < 15; index_value = index_value + 1)</pre>
    if (A_word[index_value] == 1) disable search_for_1;
  end
endmodule
```

## Example 5.35: Multi-Cycle Operations (4-Cycle Adder)


```
module add 4cycle (sum, data, clk, reset);
 output
              [5: 0]
                       sum;
 input
              [3: 0]
                       data;
                       clk, reset;
 input
              [5: 0]
                                // Redundant for some compilers
                       sum;
 reg
always @ (posedge clk) begin: add loop
  if (reset) disable add_loop;
                                             else sum <= data:
   (posedge clk) if (reset) disable add loop; else sum <= sum + data;
    @ (posedge clk) if (reset) disable add loop; else sum <= sum + data;
     (posedge clk) if (reset) disable add loop; else sum <= sum + data;
 end
endmodule
```



## Example 5.36: Task (Adder)

```
module adder task (c out, sum, clk, reset, c in, data a, data b, clk);
              [3: 0]
 output
                         sum;
 output
                         c out;
 input
               [3: 0]
                         data a, data b;
 input
                         clk, reset;
 input
                         c in;
              [3: 0]
                         sum;// Redundant for some compilers
 reg
 reg
                         c_out;
               [3: 0]
 reg
                         acc;
 always @ (posedge clk or posedge reset)
  if (reset) {c_out, sum} <= 0; else</pre>
   add_values (c_out, sum, data_a, data_b, c_in);
```

```
task add_values;
  output
                       c_out;
  output
              [3: 0]
                       sum;
              [3: 0]
                       data_a, data_b;
  input
  input
                       c_in;
  reg
                       sum;
                       c_out;
  reg
  begin
   {c_out, sum} <= data_a + (data_b + c_in);
  end
 endtask
endmodule
```




# **Example 5.37: Function (Word Aligner)**

```
module word aligner (word out, word in);
 output
             [7: 0] word out;
              [7: 0] word in;
 input
 assign word_out = aligned_word(word_in);
 function
             [7: 0] aligned word;
             [7: 0] word in;
  input
  begin
   aligned word = word in;
   if (aligned_word != 0)
    while (aligned_word[7] == 0) aligned_word = aligned_word << 1;</pre>
  end
 endfunction
endmodule
```

### **Example 5.38: Arithmetic Unit**

```
module arithmetic_unit (result_1, result_2, operand_1, operand_2);
              [4: 0] result 1;
 output
 output [3: 0] result_2;
              [3: 0] operand 1, operand 2;
 input
 assign result 1 = sum of operands (operand 1, operand 2);
 assign result_2 = largest_operand (operand_1, operand_2);
 function [4: 0] sum of operands;
  input [3: 0] operand 1, operand 2;
  sum of operands = operand 1 + operand 2;
 endfunction
 function [3: 0] largest operand;
  input [3: 0] operand 1, operand 2;
  largest operand = (operand 1 >= operand 2) ? operand 1 : operand 2;
 endfunction
endmodule
```



## Algorithmic State Machine (ASM) Chart

- STGs do not directly display the evolution of states resulting from an input
- ASM charts reveal the sequential steps of a machine's activity
- Focus on machine's activity, rather than contents of registers
- ASM chart elements
  - 1. state box
  - 2. decision box
  - 3. conditional box
- Clock governs transitions between states
- Linked ASM charts describe complex machines
- ASM charts represent Mealy and Moore machines

# ASM Charts (Cont.)




State Box




Conditional Output or Register Operation Box



**Decision Box** 




# **Example 5.39 Tail Light Controller**




#### **ASMD Chart**

- Form an ASMD (Algorithmic State Machine and datapath) chart by annotating each of its paths to indicate the concurrent register operations that occur in the associated datapath unit when the state of the controller makes a transition along the path
- Clarify a design of a sequential machine by separating the design of its datapath from the design of the controller
- ASMD chart maintains a clear relationship between a datapath and its controller
- Annotate path with concurrent register operations
- Outputs of the controller control the datapath

## **Example 5.39 Two-Stage Pipeline**






R0 <= {P1, P0}


See Problem 24

#### **Datapath Controller Design**


- Specify register operations for the datapath
- Define the ASM chart of the controller (PI and feedback from datapath)
- Annotate the arcs of the ASM chart with the datapath operations associated with the state transitions of the controller
- Annotate the state of the controller with unconditional output signals
- Include conditional boxes for the signals generated by the controller to control the datapath.
- Verify the controller
- Verify the datapath
- Verify the integrated units


# **Example 5.40 Counters**






0,3






#### **Example 5.41 Ring Counter**





```
module ring_counter (count, enable, clock, reset);
 output
              [7: 0]
                        count:
 input
                        enable, reset, clock;
              [7: 0]
 reg
                        count:
 always @ (posedge reset or posedge clock)
  if (reset == 1'b1) count <= 8'b0000_0001; else
   if (enable == 1'b1) count <= {count[6: 0], count[7]};
    // Concatenation operator
endmodule
```



#### **Example 5.423-Bit Up Down Counter**

```
module up down counter (Count, Data in, load, count up, counter on, clk, reset);
 output
              [2: 0]
                       Count;
 input
                       load, count up, counter on, clk, reset,;
 input
                       Data in;
           [2: 0]
                       Count:
              [2: 0]
 reg
 always @ (posedge reset or posedge clk)
  if (reset == 1'b1) Count = 3'b0; else
   if (load == 1'b1) Count = Data_in; else
    if (counter on == 1'b1) begin
     if (count_up == 1'b1) Count = Count +1;
       else Count = Count -1;
   end
endmodule
```






#### **See Appendix H for Flip-Flop types**

## **Example 5.43: Shift Register**

```
module Shift reg4 (Data out, Data in, clock, reset);
 output
                   Data out;
                   Data_in, clock, reset;
 input
         [3: 0]
                   Data reg;
 reg
 assign Data_out = Data_reg[0];
 always @ (negedge reset or posedge clock)
  begin
   if (reset == 1'b0)
                       Data_reg <= 4'b0;
   else
                        Data reg <= {Data in, Data reg[3:1]};
  end
endmodule
```


#### **Synthesis Result:**




## **Example 5.44 Parallel Load Shift Register**


```
module Par load reg4 (Data out, Data in, load, clock, reset);
 input [3: 0] Data in;
 input
                  load, clock, reset;
 output [3: 0] Data out; // Port size
                  Data_out; // Data type
 reg
 always @ (posedge reset or posedge clock)
  begin
   if (reset == 1'b1) Data out <= 4'b0;
   else if (load == 1'b1) Data_out <= Data_in;</pre>
  end
endmodule
```

#### **Synthesis Result**




# **Example 5.45: Barrel Shifter**






```
module barrel_shifter (Data_out, Data_in, load, clock, reset);
 output [7: 0]
                   Data out;
 input [7: 0] Data_in;
 input
                   load, clock, reset;
         [7: 0] Data_out;
 reg
 always @ (posedge reset or posedge clock)
  begin
   if (reset == 1'b1)
                             Data out <= 8'b0;
   else if (load == 1'b1)
                             Data_out <= Data_in;</pre>
                             Data_out <= {Data_out[6: 0], Data_out[7]};</pre>
   else
  end
endmodule
```

## **Example 5.46: Universal Shift Register**




```
module Universal Shift Req
 (Data Out, MSB Out, LSB Out, Data In, MSB In, LSB In, s1, s0, clk, rst);
 output [3: 0]
                  Data Out;
                  MSB_Out, LSB_Out;
 output
 input [3: 0] Data In;
                  MSB In, LSB In;
 input
                  s1, s0, clk, rst;
 input
         [3: 0]
                  Data Out;
 reg
 assign MSB Out = Data Out[3];
 assign LSB Out = Data Out[0];
 always @ (posedge clk) begin
  if (rst) Data_Out <= 0;</pre>
  else case ({s1, s0})
         Data Out <= Data Out;
   0:
                                               // Hold
         Data_Out <= {MSB_In, Data_Out[3:1]}; // Serial shift from MSB
         Data_Out <= {Data_Out[2: 0], LSB_In}; // Serial shift from LSB
   3:
         Data Out <= Data In:
                                              // Parallel Load
  endcase
 end
endmodule
```

#### Simulation Results:




#### **Example 5.47: Register File**




```
module Register_File (Data_Out_1, Data_Out_2, Data_in, Read_Addr_1, Read_Addr_2,
Write_Addr, Write_Enable, Clock);
 output [31: 0] Data_Out_1, Data_Out_2;
        [31: 0] Data in;
 input
        [4: 0] Read_Addr_1, Read_Addr_2, Write_Addr;
 input
```

# **Metastability and Synchronizers**


Push-button device with closure bounce:




#### Nand latch Circuit




#### Metastability:




#### Synchronizer for relatively long asynchronous input pulse:




#### Synchronizer for relatively short asynchronous input pulse:




#### Waveforms without metastabilty condition:




#### Waveforms with metastability condition



## Synchronization across clock domains (more later)




## Design Example: Keypad Scanner and Encoder (p 216)




## **Keypad Codes**

Key	Row[3:0]	Col[3:0]	Code
0	0001	0001	0000
1	0001	0010	0001
2	0001	0100	0010
3	0001	1000	0011
4	0010	0001	0100
5	0010	0010	0101
6	0010	0100	0110
7	0010	1000	0111
8	0100	0001	1000
9	0100	0010	1001
Α	0100	0100	1010
В	0100	1000	1011
С	1000	0001	1100
D	1000	0010	1101
E	1000	0100	1110
F	1000	1000	1111



Test bench for Hex\_Keypad\_Grayhill\_072



```
// Decode the asserted Row and Col
```

```
Grayhill 072 Hex Keypad
//
//
                         Col[1]
//
               Co[0]
                                   Col[2]
                                             Col[3]
                                             3
//
    Row [0]
                         5
                                   6
//
    Row [1]
                                             В
     Row [2]
//
                                   Α
                                             F
//
     Row [3]
module Hex_Keypad_Grayhill_072 (Code, Col, Valid, Row, S_Row, clock, reset);
 output [3: 0]
                    Code;
                    Valid;
 output
                    Col;
 output [3: 0]
 input
         [3: 0]
                   Row;
 input
                    S_Row;
                    clock, reset;
 input
                    Col, Code;
          [3: 0]
 reg
                    state;
 reg
          [5: 0]
                    state, next_state;
 reg
```

```
// One-hot state codes
 parameter S = 0 = 6'b000001, S = 1 = 6'b000010, S = 2 = 6'b000100;
 parameter S_3 = 6'b001000, S_4 = 6'b010000, S_5 = 6'b100000;
 assign Valid = ((state == S 1) || (state == S 2)
               || (state == S 3) || (state == S 4)) && Row;
// Does not matter if the row signal is not the debounced version.
// Assumed to settle before it is used at the clock edge
 always @ (Row or Col)
  case ({Row, Col})
    8'b0001 0001: Code = 0;
    8'b0001 0010: Code = 1;
    8'b0001 0100: Code = 2:
    8'b0001 1000: Code = 3:
    8'b0010 0001: Code = 4;
    8'b0010 0010: Code = 5:
    8'b0010 0100: Code = 6;
    8'b0010 1000: Code = 7:
    8'b0100 0001: Code = 8:
    8'b0100 0010: Code = 9;
    8'b0100 0100: Code = 10:
                                       // A
```

```
// B
   8'b0100 1000: Code = 11;
   8'b1000 0001: Code = 12: // C
   8'b1000_0010: Code = 13; // D
   8'b1000_0100: Code = 14; // E
   8'b1000 1000: Code = 15; // F
                 Code = 0; // Arbitrary choice
  default:
 endcase
always @ (posedge clock or posedge reset)
 if (reset) state <= S 0; else state <= next state;</pre>
always @ (state or S Row or Row) // Next-state logic
begin next state = state; Col = 0;
 case (state)
 // Assert all rows
  S 0: begin Col = 15; if (S Row) next state = S 1; end
  // Assert col 0
  S 1: begin Col = 1; if (Row) next state = S 5; else next state = S 2; end
  // Assert col 1
  S 2: begin Col = 2; if (Row) next state = S 5; else next state = S 3; end
  // Assert col 2
```

S 3: **begin** Col = 4; if (Row) next state = S 5; **else** next state = S 4; **end** 

// Assert col 3

```
S 4: begin Col = 8; if (Row) next state = S 5; else next state = S 0; end
   // Assert all rows
   S 5: begin Col = 15; if (Row == 0) next state = S 0; end
  endcase
end
endmodule
module Synchronizer (S Row, Row, clock, reset);
output
                  S Row;
input [3: 0] Row;
                 clock, reset;
 input
                  A Row, S Row;
reg
// Two stage pipeline synchronizer
 always @ (posedge clock or posedge reset) begin
  if (reset) begin A Row <= 0;
                  S Row <= 0:
  end
  else begin
                 A Row <= (Row[0] || Row[1] || Row[2] || Row[3]);
                  S Row <= A Row;
  end
end
endmodule
```

```
module Row Signal (Row, Key, Col); // Scans for row of the asserted key
 output [3: 0]
                 Row:
        [15: 0]
                 Key;
 input
 input
        [3: 0]
                 Col;
        [3: 0]
                 Row;
 reg
 always @ (Key or Col) begin
                                   // Combinational logic for key assertion
  Row[0] = Key[0] && Col[0 || Key[1] && Col[1] || Key[2] && Col[2] || Key[3] &&
Col[3];
  Row[1] = Key[4] && Col[0] || Key[5] && Col[1] || Key[6] && Col[2] || Key[7] &&
Col[3];
  Row[2] = Key[8] && Col[0] || Key[9] && Col[1] || Key[10] && Col[2] || Key[11] &&
Col[3];
  Row[3] = Key[12] && Col[0] || Key[13] && Col[1] || Key[14] && Col[2] || Key[15] &&
Col[3];
end
endmodule
module test Hex Keypad Grayhill 072 ();
wire
        [3: 0]
                  Code:
                 Valid:
 wire
                 Col;
wire
        [3: 0]
        [3: 0]
wire
                 Row;
                  clock, reset:
 reg
```

```
[15: 0]
reg
                  Key;
integer
             j, k;
reg[39: 0] Pressed;
parameter [39: 0] Key 0 = \text{"Key } 0";
             [39: 0] Key 1 = "Key 1";
parameter
parameter [39: 0] Key 2 = "Key 2";
parameter [39: 0] Key 3 = "Key 3";
parameter [39: 0] Key 4 = "Key 4";
             [39: 0] Key 5 = \text{"Key } 5";
parameter
             [39: 0] Key 6 = "Key 6";
parameter
             [39: 0] Key 7 = "Key 7";
parameter
             [39: 0] Key 8 = "Key 8";
parameter
             [39: 0] \text{ Key}_9 = \text{"Key}_9";
parameter
             [39: 0] Key A = "Key A";
parameter
parameter
             [39: 0] Key B = "Key B";
parameter [39: 0] Key C = "Key C";
             [39: 0] Key_D = "Key_D";
parameter
             [39: 0] Key E = "Key E";
parameter
             [39: 0] Kev F = "Kev F":
parameter
             [39: 0] None = "None":
parameter
always @ (Key) begin // "one-hot" code for pressed key
 case (Key)
  16'h0000: Pressed = None:
  16'h0001: Pressed = Kev 0:
```

```
16'h0002: Pressed = Key_1;
  16'h0004: Pressed = Key 2;
  16'h0008: Pressed = Key 3;
  16'h0010: Pressed = Key_4;
  16'h0020: Pressed = Key_5;
  16'h0040: Pressed = Key 6;
  16'h0080: Pressed = Key_7;
  16'h0100: Pressed = Key_8;
  16'h0200: Pressed = Key_9;
  16'h0400: Pressed = Key A;
  16'h0800: Pressed = Key_B;
  16'h1000: Pressed = Key C;
  16'h2000: Pressed = Key D;
  16'h4000: Pressed = Key_E;
  16'h8000: Pressed = Key F;
  default: Pressed = None:
 endcase
end
```

```
Hex_Keypad_Grayhill_072 M1(Code, Col, Valid, Row, S_Row, clock);
 Row_Signal M2 (Row, Key, Col);
 Synchronizer M3 (S_Row, Row, clock, reset);
  initial #2000 $finish;
  initial begin clock = 0; forever #5 clock = ~clock; end
  initial begin reset = 1; #10 reset = 0; end
  initial
   begin for (k = 0; k \le 1; k = k+1)
    begin Key = 0; #20 for (j = 0; j \le 16; j = j+1)
      begin
       #20 \text{ Key}[j] = 1; #60 \text{ Key} = 0; end end end
endmodule
```

