
Advanced Digital Design with the Verilog HDL



M. D. Ciletti

Department of **Electrical and Computer Engineering University of Colorado Colorado Springs, Colorado**

ciletti@vlsic.uccs.edu

Draft: Chap 6c: Synthesis of Combinational and Sequential Logic (Rev 9/17/2003)

Copyright 2000, 2002, 2003. These notes are solely for classroom use by the instructor. No part of these notes may be copied, reproduced, or distributed to a third party, including students, in any form without the written permission of the author.

Note to the instructor: These slides are provided solely for classroom use in academic institutions by the instructor using the text, Advance Digital Design with the Verilog HDL by Michael Ciletti, published by Prentice Hall. This material may not be used in off-campus instruction, resold, reproduced or generally distributed in the original or modified format for any purpose without the permission of the Author. This material may not be placed on any server or network, and is protected under all copyright laws, as they currently exist. I am providing these slides to you subject to your agreeing that you will not provide them to your students in hardcopy or electronic format or use them for off-campus instruction of any kind. Please email to me your agreement to these conditions.

I will greatly appreciate your assisting me by calling to my attention any errors or any other revisions that would enhance the utility of these slides for classroom use.

Synthesis of Implicit State Machines, Registers and Counters

- Implicit state machines are described by one or more edge-sensitive eventcontrol expressions in the same behavior
- Clock edges define the boundaries of the states
- Machine remains in a fixed state between clock edges
- All transitions must be synchronized to the same edge of the clock
- Do not declare a state register it is implicit
- Limitation: Each state of an implicit state machine may be entered from only one other state

Example: Implicit State Machines

- Synthesis tools infer the existence of an implicit FSM when a cyclic (always) behavior has more than one embedded, clock-synchronized, event control expression
- The multiple event control expressions within an implicit finite state machine separate the activity of the behavior into distinct clock cycles of the machine

```
always @ (posedge clk) // Synch event before first assignment
 begin
  reg_a <= reg_b;
                        // Executes in first clock cycle
  reg_c <= reg_d;
                        // Executes in first clock cycle.
  @ (posedge clk)
                        // Begins second clock cycle.
   begin
    reg_g <= reg_f;
                        // Executes in second clock cycle.
                        // Executes in second clock cycle.
    reg_m <= reg_r;
   end
 end
```


Synthesis of Implicit State Machines

- Synthesis tool infers the size of the state
- Registers are allocated to hold "multiple wait states"
- Synthesis tool infers the logic governing state transitions


Example: Ripple Counter

```
module ripple_counter (count, toggle, clock, reset,);
 output
             [3: 0] count:
 input
                      toggle, clock, reset;
             [3: 0]
                      count;
 reg
                      c0, c1, c2;
 wire
 assign c0 = count[0];
 assign c1 = count[1];
 assign c2 = count[2];
 always @ (posedge reset or posedge clock)
  if (reset == 1'b1) count[0] <= 1'b0; else
   if (toggle == 1'b1) count[0] <= ~count[0];</pre>
 always @ (posedge reset or negedge c0)
  if (reset == 1'b1) count[1] <= 1'b0; else
   if (toggle == 1'b1) count[1] <= ~count[1];</pre>
```

```
always @ (posedge reset or negedge c1)
  if (reset == 1'b1) count[2] <= 1'b0; else
   if (toggle == 1'b1) count[2] <= ~count[2];</pre>
 always @ (posedge reset or negedge c2)
  if (reset == 1'b1) count[3] <= 1'b0; else</pre>
   if (toggle == 1'b1) count[3] <= ~count[3];</pre>
endmodule
```



Synthesized circuit:




Example: Ring Counter


• A sequential machine having an identical activity flow in every cycle is a onecycle implicit state machine

• One state: "running"


Revisit Example 5.40








0,3 up_





Note: modeling the machine with a single implicit state is simpler than modeling a machine whose state is the count.

We'll see later that this problem can be partitioned into a datapath and a controller.

```
module Up Down Implicit1 (count, up dwn, clock, reset );
 output [2: 0] count;
 input [1: 0] up_dwn;
             clock, reset;
 input
 reg [2: 0] count;
 always @ (negedge clock or negedge reset_)
  if (reset == 0)
                                         count <= 3'b0; else
   if (up_dwn == 2'b00 || up_dwn == 2'b11) count <= count; else
    if (up_dwn == 2'b01)
                                         count <= count + 1; else
     if (up_dwn == 2'b10)
                                      count <= count -1;
endmodule
```

Synthesis of Registers


Register: Array of D-type flip-flops with a common clock

Example 6.31

```
module shifter_1 (sig_d, new_signal, Data_in, clock, reset);
 output
             sig_d, new_signal;
 input
             Data_in, clock, reset;
             sig_a, sig_b, sig_c, sig_d, new_signal;
 reg
```

```
always @ (posedge reset or posedge clock)
  begin if (reset == 1'b1)
   begin
    sig_a <= 0;
    sig_b <= 0;
    sig_c <= 0;
    sig_d <= 0;
    new_signal <= 0;</pre>
   end
  else
   begin
    sig_a <= Data_in;
    sig b <= sig a;
    sig_c <= sig_b;
    sig_d <= sig_c;
    new_signal <= (~ sig_a) & sig_b;</pre>
   end
 end
endmodule
```

Note: new_signal receives value within a synchronous behavior and appears as an output port. It will be synthesized as the output of a flip-flop.




Example 6.32

- new_signal is formed outside of the behavior in a continuous assignment
- new signal appears as an output port
- new_signal is synthesized as the output of combinational logic.

```
module shifter_2 (sig_d, new_signal, Data_in, clock, reset);
             sig_d, new_signal;
 output
 input
             Data_in, clock, reset;
             sig_a, sig_b, sig_c, sig_d, new_signal;
 reg
```

```
always @ (posedge reset or posedge clock)
 begin
   if (reset == 1'b1)
    begin
     sig_a <= 0;
     sig_b <= 0;
     sig_c <= 0;
     sig_d <= 0;
    end
   else
    begin
     sig_a <= shift_input;</pre>
     sig_b <= sig_a;
     sig_c <= sig_b;</pre>
     sig_d <= sig_c;
    end
 end
 assign new_signal = (~ sig_a) & sig_b;
endmodule
```



Example 6.33 Two versions of an accumulator forming the running sum of two samples of an input.

```
module Add Accum 1 (accum, overflow, data, enable, clk, reset b);
 output [3: 0]
                accum;
 output overflow;
 input [3: 0] data;
 input enable, clk, reset_b;
 reg accum, overflow;
 always @ (posedge clk or negedge reset_b)
  if (reset_b == 0) begin accum <= 0; overflow <= 0; end</pre>
  else if (enable) {overflow, accum} <= accum + data;</pre>
endmodule
```


```
module Add_Accum_2 (accum, overflow, data, enable, clk, reset_b);
 output [3: 0]
                accum;
 output overflow;
 input [3: 0] data;
 input enable, clk, reset_b;
 reg
        accum;
 wire [3:0] sum;
 assign {overflow, sum} = accum + data;
 always @ (posedge clk or negedge reset_b)
  if (reset b == 0) accum \leq 0;
  else if (enable) accum <= sum;</pre>
endmodule
```


Simulation Results:

- Add_Accum_1 forms overflow_1 one cycle after storing the results of an overflow condition
- Add_Accum_2 forms overflow_2 as an unregistered Mealy output

Synthesis Results:

 overflow_1 is formed in Add_Accum_1 as a registered version of overflow_2, which is formed in *Add_Accum_2*.





Resets

- Provide a reset signal to every sequential module that is to be synthesized
 - Initialize the state
 - Support testing
- Provide an external signal to reset an implicit state machine
- Provide reset logic to every cycle of the behavioral model
 - Return to the top of the multi-cycle behavior from any cycle
 - Return to the same state independently of when reset is asserted
 - Synthesis will produce extra logic to accommodate incomplete resets
- May have to synchronize the reset signal


Partial Resets

- Implicit state machine to asserts *D_out* after two successive samples of *D_in* are both either 1 or 0
- Hold samples in a two-stage shift register
- Prevent premature assertion by having a state machine set flag after two samples have been received
- Examine consequences of partially resetting the data register

```
module Seq_Rec_Moore_imp (D_out, D_in, clock, reset);
 output
              D out;
               D in;
 input
 input clock, reset;
 reg last_bit, this_bit, flag;
 wire D out;
 always begin: wrapper_for_synthesis
  @ (posedge clock /* or posedge reset*/)
  begin: machine
    if (reset == 1) begin
       last bit \leq 0;
       // this bit <= 0;
       // flag <= 0;
       disable machine; end
   else begin
    // last bit <= this bit;
    this bit <= D in;
```


```
forever
      @ (posedge clock /* or posedge reset */) begin
       if (reset == 1) begin
        // last bit <= 0;
        // this bit <= 0;
        flag \leq 0;
        disable machine; end
       else begin
        last bit <= this bit;
        this bit <= D in;
        flag <= 1; end // second edge
    end
   end
  end // machine
 end // wrapper_for_synthesis
 assign D_out = (flag && (this_bit == last_bit));
endmodule
```

Simulation Results:



Note: synthesis depends on how the reset is implemented

Case 1: Flush only last_bit (earliest bit received)



Features to note:

- dffrgpgb a is a gate-input flip-flop with an internal datapath from Q to D Q is connected to D when G is low Q is connected to external datapath (D) when Q is high
- dffmpqb_a is a dual multiplexed input flip-flop Holds multiple wait state indicating two samples received RB (reset) input is disabled by espupd *SL* (set) is active low and wire to reset D0 and D1 are wired to power and ground respectively SL low selects D0; SL high selects D1
- Assertion of reset:


Causes this bit and last bit to hold their values Steers the external input (0) to the *flag* register

De-assertion of reset:

multiple_wait_state is 1 after first clock Steers this_bit to last_bit this_bit gets in_bit after reset is de-asserted

Only flag is flushed in the loop

Case 2: Flush the pipeline



When registers are not flushed on reset, additional logic is required to feed their outputs back to their inputs to retain their state under the action of the clock.

Option: for simpler hardware, drive the register to a known value on reset.


Synthesis of Gated Clocks and Clock Enables

Caution: Gated clocks can add skew to the clock path, and cause the clock signal to violate a flip-flop's constraint on the minimum width of the clock pulse. Recommended style:

```
module best gated clock (clock, reset , data gate, data, Q);
 input
             clock, reset_, data, data_gate;
 output
             Q;
             Q;
 reg
 always @ (posedge clock or negedge reset_)
  if (reset == 0) Q <= 0; else if (data gate) Q <= data;
endmodule
```

Features:

- o Input data and flip-flop output are multiplexed at D input
- Clock synchronizes the circuit
- data_gate gates the action of the clock
- Clock slivers are not a problem



Typical model for clock enable logic:

always @ (posedge clk) if (enable == 1) q_out <= Data_in;</pre>

Anticipating the Results of Synthesis

- Data types
- Operator grouping
- Expression Substitution
- Loops

Additional details in "Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL"

Synthesis of Data Types

- The identity of nets that are primary inputs or outputs are retained in synthesis
- Internal nets may be eliminated by synthesis
- Integers are stored as 32-bit words (minimum per IEEE 1364)
- Used sized parameters rather than integer parameters
- Explicit use of x or z in logical tests will not synthesize

Synthesis of Operators

Some operators may map directly into library cells (e.g. +, 1, <, >, =) Synthesis might impose restrictions on an operator

- Shift operators is allowed only if the shift index is a constant
- Reduction, bitwise, and logical operators synthesize to equivalent gates
- Conditional operator synthesizes to a mux structure
- If both operands of * are constant the tool produces the constant result
- If one operand of * is a power of 2 the synthesis tool forms the result by left-shifting the other operand
- If one operand of / is a power of 2 the result will be formed by rightshifting the other operand
- If the divisor is a power of 2 the % operator will be formed as a partselect


See "Modeling, Synthesis and Rapid Prototyping with the Verilog HDL for more details

Operator Grouping

Use parentheses within expressions to influence the outcome of synthesis

```
module operator_group (sum1, sum2, a, b, c, d);
 output [4: 0] sum1, sum2;
 input [3: 0] a, b, c, d;
 assign sum1 = a + b + c + d; // 3 levels of logic
 assign sum2 = (a + b) + (c + d); // 2 levels of logic
endmodule
```

Synthesis results:



Note: Use sum1 with input d to accommodate a late signal

Expression Substitution

- Synthesis tools perform expression substitution to determine the effective logic of a sequence of procedural assignments
- Remember: procedural assignments have immediate effect on the value of the target variable


```
module multiple_reg_assign
 (data_out1, data_out2, data_a, data_b, data_c, data_d, sel, clk);
 output
          [4: 0] data_out1, data_out2;
 input
            [3: 0] data_a, data_b, data_c, data_d;
 input
                clk;
                   data_out1, data_out2;
            [4: 0]
 reg
 always @ (posedge clk)
  begin
   data_out1 = data_a + data_b;
   data_out2 = data_out1 + data_c;
   if (sel == 1'b0)
    data out1 = data_out2 + data_d;
  end
endmodule
```


More readable alternative:

```
module expression_sub
 (data_out1, data_out2, data_a, data_b, data_c, data_d, sel, clk);
 output [4: 0] data_out1, data_out2;
 input [3: 0] data_a, data_b, data_c, data_d;
 input
                sel, clk;
 reg [4: 0] data_out1, data_out2;
 always @ (posedge clk)
  begin
   data_out2 = data_a + data_b + data_c;
   if (sel == 1'b0)
    data_out1 = data_a + data_b + data_c + data_d;
   else
    data \ out1 = data \ a + data \ b;
  end
endmodule
```

Equivalent logic with nonblocking assignments

```
module expression_sub_nb
 (data_out1nb, data_out2nb, data_a, data_b, data_c, data_d, sel, clk);
 output
          [4: 0] data_out1nb, data_out2nb;
 input [3: 0] data_a, data_b, data_c, data_d;
 input
                sel. clk:
            [4: 0] data out1nb, data out2nb;
 reg
 always @ (posedge clk)
  begin
   data_out2nb <= data_a + data_b + data_c;
   if (sel == 1'b0)
    data out1nb <= data a + data b + data c + data d;
   else
    data out1nb <= data a + data b;
  end
endmodule
```






Synthesis of Loops

Classifications of loops according to data dependency and timing controls

Static (data-independent) loop: the number of its iterations can be determined by the compiler *before* simulation

Non-static (data-dependent) loop: the number of iterations depends on some variable during operation.

Note: Non-static loops that do not have internal timing controls cannot be synthesized directly.



Static Loops – No Internal Timing Control

If a loop has no internal timing controls and no data dependencies, its computational activity is implicitly combinational.

```
module for_and_loop_comb (out, a, b);
 output [3: 0] out;
 input [3: 0] a, b;
 reg [2: 0]
                i;
 reg [3: 0] out;
wire [3: 0] a, b;
 always @ (a or b)
 begin
   for (i = 0; i \le 3; i = i+1)
    out[i] = a[i] & b[i];
 end
endmodule
```


Equivalent unrolled loop:

$$out[0] = a[0] & b[0];$$

$$out[1] = a[1] \& b[1];$$

$$out[2] = a[2] \& b[2];$$

$$out[3] = a[3] & b[3];$$



There are no dependencies in the datapath, and the order in which the statements are evaluated does not affect the outcome of the evaluation.

Example 6.38 Count the 1s in a word received in parallel format


```
module count_ones_a (bit_count, data, clk, reset);
                        data width = 4;
parameter
                        count_width = 3;
parameter
            [count_width-1: 0] bit_count;
output
            [data_width-1: 0]
input
                                 data:
                        clk, reset;
input
            [count_width-1: 0]
                                 count, bit_count, index;
reg
           [data_width-1: 0] temp;
reg
```

```
always @ (posedge clk)
  if (reset) begin count = 0; bit_count = 0; end
  else begin
   count = 0;
   bit_count = 0;
   temp = data;
   for (index = 0; index < data_width; index = index + 1) begin</pre>
    count = count + temp[0];
    temp = temp >> 1;
   end
   bit_count = count;
  end
endmodule
```

Note:


- The loop in the Verilog model count_ones_a below has no internal timing controls and is static
- The order in which the statements in the cyclic behavior execute is important
- The model uses the blocked assignment operator (=)
- bit_count asserts after the loop has executed, within the same clock cycle that the loop executes

Simulation results:



Note: the displayed values of *temp*, *count* and *bit_count* are final values that result after any intermediate values have been overwritten.

Synthesis results:



Static Loops with Embedded Timing Control

Embedded event control expressions synchronize and distribute the computational activity of a loop over one or more cycles of the clock (implicit state machine with a cycle for each iteration)


```
module count ones b0 (bit count, data, clk, reset);
                                    data width = 4;
 parameter
                                    count_width = 3;
 parameter
                                    bit_count;
             [count width-1: 0]
 output
             [data width-1:0]
                                    data;
 input
                                    clk, reset;
 input
                                    count, bit count;
             [count width-1: 0]
 reg
             [data_width-1: 0]
 reg
                                    temp;
                                    index;
 integer
```


```
always begin: wrapper_for_synthesis
  @ (posedge clk) begin: machine
   if (reset) begin bit_count = 0; disable machine; end
   else
    count = 0; bit count = 0; index = 0; temp = data;
    forever @ (posedge clk)
      if (reset) begin bit count = 0; disable machine; end
      else if (index < data_width-1) begin</pre>
       count = count + temp[0];
       temp = temp >> 1;
       index = index + 1:
          end
          else begin
       bit count = count + temp[0];
       disable machine:
      end
  end // machine
 end // wrapper_for_synthesis
endmodule
```

```
module count_ones_b1 (bit_count, data, clk, reset);
                                    data_width = 4;
 parameter
                                    count_width = 3;
 parameter
                                    bit_count;
 output
             [count_width-1: 0]
 input
             [data_width-1: 0]
                                    data;
                                    clk, reset;
 input
             [count_width-1: 0]
                                    count, bit_count;
 reg
             [data_width-1: 0]
                                    temp;
 reg
 integer
                                    index;
```

```
always begin: wrapper_for_synthesis
  @ (posedge clk) begin: machine
   if (reset) begin bit_count = 0; disable machine; end
   else begin
    count = 0; bit count = 0; index = 0;temp = data;
    while (index < data_width) begin</pre>
      if (reset) begin bit_count = 0; disable machine; end
      else if ((index < data_width) && (temp[0] ))
       count = count + 1:
       temp = temp >> 1;
       index = index +1:
       @ (posedge clk);
    end
    if (reset) begin bit count = 0; disable machine; end
         else bit count = count;
    disable machine;
   end
  end // machine
 end // wrapper for synthesis
endmodule
```

```
module count ones b2 (bit count, data, clk, reset);
                                   data width = 4;
 parameter
                                   count width = 3;
 parameter
 output
             [count width-1: 0]
                                   bit count;
             [data width-1:0]
                                   data:
 input
 input
                                   clk, reset;
             [count width-1: 0]
                                   count, bit count;
 reg
             [data width-1:0]
 reg
                                   temp;
 integer
                                   index;
 always begin: machine
  for (index = 0; index <= data width; index = index +1) begin
   @ (posedge clk)
    if (reset) begin bit_count = 0; disable machine; end
         else if (index == 0) begin count = 0; bit count = 0; temp = data; end
    else if (index < data width) begin count = count + temp[0]; temp = temp >>
1: end
    else bit count = count + temp[0];
   end
 end // machine
endmodule
```






Nonstatic Loops without Embedded Timing Control

The number of iterations to be executed by a loop having a data dependency cannot be determined before simulation.

```
module count_ones_c (bit_count, data, clk, reset);
                         data_width = 4;
 parameter
                         count width = 3;
 parameter
            [count_width-1: 0]
 output
                                  bit_count;
 input
            [data width-1: 0]
                                  data:
 input
                         clk, reset;
            [count_width-1: 0]
                                  count, bit_count, index;
 reg
            [data width-1: 0] temp;
 reg
```

```
always @ (posedge clk)
 if (reset) begin count = 0; bit_count = 0; end
 else begin
  count = 0;
  temp = data;
  for (index = 0; | temp; index = index + 1) begin
    if (temp[0]) count = count + 1;
    temp = temp >> 1;
   end
   bit_count = count;
 end
endmodule
```




Nonstatic Loops without Embedded Timing Control

For synthesis, the iterations of a non-static loop must be separated by a synchronizing edge-sensitive control expression.

```
module count ones d (bit count, data, clk, reset);
                         data_width = 4;
 parameter
                         count width = 3;
 parameter
 output
            [count width-1: 0] bit count;
 input
            [data_width-1: 0]
                                  data:
 input
                         clk. reset:
             [count_width-1: 0]
                                  count, bit_count;
 reg
            [data width-1: 0]
                                  temp;
 reg
```


```
always begin: wrapper_for_synthesis
 @ (posedge clk)
  if (reset) begin count = 0; bit_count = 0; end
  else begin: bit_counter
   count = 0;
   temp = data;
   while (temp)
    @ (posedge clk)
     if (reset) begin
       count = 2'b0;
       disable bit_counter; end
      else begin
       count = count + temp[0];
       temp = temp >> 1;
      end
```

```
@ (posedge clk);
       if (reset) begin
        count = 0;
        disable bit_counter; end
       else bit_count = count;
   end // bit_counter
 end
endmodule
```



```
module count_ones_SD (bit_count, done, data, start, clk, reset);
 parameter data width = 4;
 parameter count width = 3;
             [count width-1: 0]
 output
                                   bit count;
                                   done:
 output
 input
             [data_width-1: 0]
                                   data:
 input
                                   clk, reset;
             [count_width-1: 0]
                                   count, bit_count, index;
 reg
             [data width-1:0]
                                   temp;
 reg
                                   done, start;
 reg
 always @ (posedge clk) begin: bit_counter
  if (reset) begin count = 0; bit count = 0; done = 0; end
  else if (start) begin
   done = 0:
   count = 0;
   bit_count = 0;
   temp = data;
```


```
for (index = 0; index < data_width; index = index + 1)
      @ (posedge clk)
      if (reset) begin count = 0; bit_count = 0; done = 0;
       disable bit counter; end
      else begin
       count = count + temp[0];
       temp = temp >> 1;
      end
   @ (posedge clk) // Required for final register transfer
     if (reset) begin count = 0; bit_count = 0; done = 0;\
     disable bit counter; end
    else begin
     bit count = count;
     done = 1; end
  end
 end
endmodule
```



State Machine Replacements for Unsynthesizable Loops

Replace loop structures of non-static loops that don't have embedded timing controls by equivalent synthesizable sequential behavior.

Example 6.42



```
module count_ones_SM (bit_count, busy, done, data, start, clk, reset);
                                   counter size = 3;
 parameter
                                   word size = 4;
 parameter
 output
             [counter size -1:0]
                                   bit count;
 output
                                   busy, done;
             [word size-1: 0]
 input
                                   data;
 input
                                   start, clk, reset:
                                   load_temp, shift_add, clear;
 wire
                                   temp_0, temp_gt_1;
 wire
 controller M0 (load_temp, shift_add, clear, busy, done, start, temp_gt_1, clk,
reset):
 datapath M1 (temp_gt_1, temp_0, data, load_temp, shift_add, clk, reset);
 bit_counter_unit M2 (bit_count, temp_0, clear, clk, reset);
```

endmodule

module controller (load_temp, shift_add, clear, busy, done, start, temp_gt_1, clk, reset);

state_size = 2; parameter

 $S_idle = 0;$ parameter

parameter S counting = 1; $S_waiting = 2;$ parameter

load_temp, shift_add, clear, busy, done; output

start, temp_gt_1, clk, reset; input

bit count; reg

[state_size-1:0] state, next_state; reg


load_temp, shift_add, busy, done, clear; reg


```
always @ (state or start or temp_gt_1) begin
  load temp = 0; shift add = 0; done = 0;
  busy = 0; clear = 0; next state = S idle;
  case (state)
   S_idle: if (start) begin next_state = S_counting; load_temp = 1; end
   S_counting: begin busy = 1; if (temp_gt_1) begin next_state = S_counting;
         shift add = 1; end
        else begin next state = S waiting; shift add = 1; end
        end
   S_waiting: begin
         done = 1:
          if (start) begin next state = S counting; load temp = 1; clear = 1; end
           else next state = S waiting;
        end
   default: begin clear = 1; next state = S idle; end
  endcase
 end
```


```
always @ (posedge clk) // state transitions
  if (reset)
   state <= S_idle;
  else state <= next_state;</pre>
endmodule
```


```
module datapath (temp_gt_1, temp_0, data, load_temp, shift_add, clk, reset);
                                   word size = 4;
 parameter
                                   temp_gt_1, temp_0;
 output
             [word size-1:0]
 input
                                   data;
                                   load temp, shift add, clk, reset;
 input
             [word size-1:0]
 reg
                                   temp;
 wire
                                   temp_gt_1 = (temp > 1);
                                   temp 0 = \text{temp}[0];
 wire
 always @ (posedge clk) // state and register transfers
  if (reset) begin
   temp <= 0; end
  else begin
   if (load temp) temp <= data;</pre>
   if (shift add) begin temp <= temp >> 1; end
  end
endmodule
```

```
module bit_counter_unit (bit_count, temp_0, clear, clk, reset);
                           counter size = 3;
 parameter
             [counter_size -1 : 0] bit_count;
 output
 input
                           temp_0;
                           clear, clk, reset;
 input
                           bit_count;
 reg
 always @ (posedge clk) // state and register transfers
  if (reset || clear)
   bit count <= 0;
  else bit_count <= bit_count + temp_0;</pre>
endmodule
```









Example 6.43 Implicit State Machine

module count_ones_IMP (bit_count, start, done, data, data_ready, clk, reset);

```
word size = 4;
parameter
                                  counter_size = 3;
parameter
                                  state size = 2;
parameter
            [counter_size -1 : 0] bit_count;
output
output
                                  start, done;
input
            [word size-1: 0]
                                  data;
                                  data_ready, clk, reset;
input
                                  bit count;
reg
            [state_size-1:0]
                                  state, next_state;
reg
                                  start, done, clear;
reg
            [word_size-1: 0]
                                  temp;
reg
```

```
always @ (posedge clk) if (reset)
  begin temp<= 0; bit count <= 0; done <= 0; start <= 0; end
 else if (data_ready && data && !temp)
  begin temp <= data; bit_count <= 0; done <= 0; start <= 1; end</pre>
 else if (data ready && (!data) && done)
  begin bit count <= 0; done <= 1; end
 else if (temp == 1)
  begin bit_count <= bit_count + temp[0]; temp <= temp >> 1; done <=</pre>
1: end
 else if (temp && !done)
  begin start <= 0; temp <= temp >> 1; bit count <= bit count +
temp[0]; end
endmodule
```

