

MOSFET

OptiMOS[™]3 Power-Transistor, 100 V


Features

- N-channel, normal level

- N-channel, normal level
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 175 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Ideal for high-frequency switching and synchronous rectification
 Halogen-free according to IEC61249-2-21



rable i regionalitation aramotore							
Parameter	Value	Unit					
$V_{ t DS}$	100	V					
R _{DS(on),max}	4.5	mΩ					
I _D	137	A					











Type / Ordering Code	Package	Marking	Related Links
IPP045N10N3 G	PG-TO 220-3	045N10N	-



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	3
Electrical characteristics diagrams	5
Package Outlines	9
Revision History	0
Trademarks 1	0
Disclaimer	0



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Developed	Cumbal	Values				N	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	137 105	А	T _C =25 °C ¹⁾ T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	548	Α	T _C =25 °C	
Avalanche energy, single pulse	E _{AS}	-	-	340	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	214	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Cumbal	Values			1114	N	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	-	0.7	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area²)	R _{thJA}	-	-	50	K/W	-	

3 **Electrical characteristics**

 Table 4
 Static characteristics

Davamatar	Cymphal	Values			11!4	Nata / Tank Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2	2.7	3.5	V	V _{DS} =V _{GS} , I _D =150 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	3.9 4.7	4.5 7.7	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =50 A	
Gate resistance	R _G	-	1.4	-	Ω	-	
Transconductance	g fs	73	145	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

 $^{^{1)}}$ See Diagram 3 $^{2)}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.



Table 5 Dynamic characteristics

Devementer	Cumbal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	6320	8410	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance	Coss	-	1210	1610	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	41	-	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Turn-on delay time	t _{d(on)}	-	27	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G}$ =1.6 Ω	
Rise time	t _r	-	59	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	48	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G}$ =1.6 Ω	
Fall time	t _f	-	14	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G}$ =1.6 Ω	

Table 6 Gate charge characteristics¹⁾


Dougnatou	Cumbal		Values			Nata / Tant Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	30	39	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge	Q _{gd}	-	16	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	27	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total	Qg	-	88	117	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.7	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Output charge	Qoss	-	122	162	nC	V _{DD} =50 V, V _{GS} =0 V	


Table 7 Reverse diode

Dovomotor	Symbol		Values			Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	137	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	548	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	1.0	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time	<i>t</i> _{rr}	-	68	-	ns	V_R =50 V, I_F = I_S , di_F/dt =100 A/ μ s	
Reverse recovery charge	Qrr	-	135	-	nC	V_R =50 V, I_F = I_S , di_F/dt =100 A/ μ s	





4 Electrical characteristics diagrams

































5 Package Outlines



DIM	MILLIM	ETERS	INCH	IES	
DIM	MIN	MAX	MIN	MAX	
Α	4.30	4.57	0.169	0.180	
A1	1.17	1.40	0.046	0.055	
A2	2.15	2.72	0.085	0.107	
b	0.65	0.86	0.026	0.034	
b1	0.95	1.40	0.037	0.055	
b2	0.95	1.15	0.037	0.045	
b3	0.65	1.15	0.026	0.045	
С	0.33	0.60	0.013	0.024	
D	14.81	15.95	0.583	0.628	
D1	8.51	9.45	0.335	0.372	
D2	12.19	13.10	0.480	0.516	
Ε	9.70	10.36	0.382	0.408	
E1	6.50	8.60	0.256	0.339	
е	2.5	54	0.100		
e1	5.0	08	0.200		
N		3	3	3	
H1	5.90	6.90	0.232	0.272	
L	13.00	14.00	0.512	0.551	
L1	-	4.80	-	0.189	
øΡ	3.60	3.89	0.142	0.153	
Q	2.60	3.00	0.102	0.118	




Figure 1 Outline PG-TO 220-3, dimensions in mm/inches



Revision History

IPP045N10N3 G

Revision: 2017-07-28, Rev. 2.9

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.9	2017-07-28	Update product current

Trademarks of Infineon Technologies AG

 $AURIX^{\mathsf{TM}}, C166^{\mathsf{TM}}, CanPAK^{\mathsf{TM}}, CIPOS^{\mathsf{TM}}, CoolGan^{\mathsf{TM}}, CoolMOS^{\mathsf{TM}}, CoolSiC^{\mathsf{TM}}, CoolSiC^{\mathsf{TM}}, CORECONTROL^{\mathsf{TM}}, CROSSAVE^{\mathsf{TM}}, DAVE^{\mathsf{TM}}, DI-POL^{\mathsf{TM}}, DrBlade^{\mathsf{TM}}, EasyPIM^{\mathsf{TM}}, EconoBRIDGE^{\mathsf{TM}}, EconoDUAL^{\mathsf{TM}}, EconoPIM^{\mathsf{TM}}, EiceDRIVER^{\mathsf{TM}}, eupec^{\mathsf{TM}}, FCOS^{\mathsf{TM}}, HITFET^{\mathsf{TM}}, HybridPACK^{\mathsf{TM}}, Infineon^{\mathsf{TM}}, ISOFACE^{\mathsf{TM}}, IsoPACK^{\mathsf{TM}}, i-Wafer^{\mathsf{TM}}, MIPAQ^{\mathsf{TM}}, ModSTACK^{\mathsf{TM}}, my-d^{\mathsf{TM}}, NovalithIC^{\mathsf{TM}}, OmniTune^{\mathsf{TM}}, OptiMoS^{\mathsf{TM}}, ORIGA^{\mathsf{TM}}, POWERCODE^{\mathsf{TM}}, PRIMARION^{\mathsf{TM}}, PrimePACK^{\mathsf{TM}}, PrimeSTACK^{\mathsf{TM}}, PROFET^{\mathsf{TM}}, PRO-SIL^{\mathsf{TM}}, RASIC^{\mathsf{TM}}, REAL3^{\mathsf{TM}}, ReverSave^{\mathsf{TM}}, SatRIC^{\mathsf{TM}}, SIEGET^{\mathsf{TM}}, SIPMOS^{\mathsf{TM}}, SOLID FLASH^{\mathsf{TM}}, SPOC^{\mathsf{TM}}, TENCHSTOP^{\mathsf{TM}}, TriCore^{\mathsf{TM}}.$

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2017 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.