
Lab 01


HIEU NGUYEN

In this lab, students use the 1-bit comparator and two bit comparator to simulate the behavior of the circuit


- Step 1: Create a folder on your computer with your own name (for example: Lab01)
- Step 2: Click on Vivado 2017.x on the desktop to open Vivado




Step 3: Under quick start, click on Create project, then click Next



Step 4: Choose project Name: Lab01_YourName, then click next




Step 5: Choose RTL Project and click Next




• Step 7: Choose the file name (For example: Lab01). Then click OK. Rememer to choose File Type

as VHDL




• Step 8: Check to guarantee that Target language is set to VHDL and Simulator language is VHDL.


Then click NEXT




Step 9: Click NEXT (We don't use Constraint yet)




Step 10: Choose equipment and click NEXT




Project summary: Click NEXT



■ Step 11: Define the input and output signals (i0, i1, eq) and click OK




Step 12: Click on Lab01 under Design Sources to open Lab01.vhd




Step 13: Edit the text in window next to Sources

```
Project Summary X Lab01.vhd X
M:/HSN_Undervisning/EFDP1100_V2018/Lab01_HieuNguyen/Lab01_HieuNguyen.srcs/sources_1/new/Lab01.vhd
22 | library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC STD.ALL;
29 | -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 — --use UNISIM.VComponents.all;
34 entity Lab01 is
       Port ( i0 : in STD LOGIC;
              il : in STD LOGIC;
              eq : out STD LOGIC);
38 😑 end Lab01;
40 architecture Behavioral of Lab01 is
44 | eq <= (i0 and i1) or ( (not i0) and (not i1));
45 end Behavioral;
46
```


Step 14: Create Testbench. Right click on Simulation Sources and choose Add Sources




Choose Add or create simulation sources. Then click NEXT




Choose Create File




Choose File Name for example Lab01_tb. Then click OK




Click Finish




Click OK




Click Yes



Now we have testbench file under Simulation Sources



Double click on Lab01_tb to open the text editor



Text editor

Component declaration


```
34 | entity Lab01_tb is
  -- Port ();
   end Lab01_tb;
   architecture Behavioral of Lab01_tb is
39
    //-----Declare component here
    component Lab01
      Port ( i0 : in STD_LOGIC;
               il : in STD_LOGIC;
               eq : out STD_LOGIC);
    end component Lab01;
     begin
47
48
   end Behavioral;
50
```

Internal Singal Declaration

```
Lab01_tb.vhd × Lab01.vhd × Untitled 1 ×
M:/HSN_Undervisning/EFDP1100_V2018/Lab01_HieuNguyen/Lab01_HieuNguyen.srcs/sim_1/new/Lab
         ★ | → | ¾ | □ | □ | // | Ⅲ | ♀
         -- arithmetic functions with Signed or Unsigned values
         --use IEEE.NUMERIC STD.ALL;
27
28
29
         -- Uncomment the following library declaration if instantiating
30
         -- any Xilinx leaf cells in this code.
31
         --library UNISIM;
32 🗀
         --use UNISIM.VComponents.all;
33
34
         entity Lab01_tb is
35
         -- Port ();
36
         end Lab01_tb;
37
38
         architecture Behavioral of Lab01 tb is
39
40
         -----Declare component here
41
         component Lab01
             Port ( i0 : in STD LOGIC;
                   il : in STD_LOGIC;
44
                    eq : out STD LOGIC);
45
         end component Lab01;
47
         ----- Internal Singal Declaration----
48
         signal i0 tb: std logic;
         signal il_tb: std_logic;
49
         signal eq tb: std logic;
50
52
         begin
53
54
         UUT: Lab01
55
         port map (i0 => i0_tb,i1 => i1_tb, eq => eq_tb);
56
57
         process
58
59
                 -----vector 1-----
```

Component Instantiation

```
Lab01_tb.vhd × Lab01.vhd × Untitled 1 ×
M:/HSN_Undervisning/EFDP1100_V2018/Lab01_HieuNguyen/Lab01_HieuNguyen.srcs/sim_1/new/Lab
-- arithmetic functions with Signed or Unsigned values
27
        --use IEEE.NUMERIC STD.ALL;
28
29
        -- Uncomment the following library declaration if instantiating
30
        -- any Xilinx leaf cells in this code.
31
        --library UNISIM;
        --use UNISIM.VComponents.all;
32 🗎
33
34
        entity Lab01 tb is
35
        -- Port ();
        end Lab01_tb;
38
        architecture Behavioral of Lab01 tb is
39
40
        -----Declare component here
41
        component Lab01
42
         Port ( i0 : in STD LOGIC;
43
                 il : in STD LOGIC;
44
                  eq : out STD LOGIC);
45
        end component Lab01;
46
47
         ----- Internal Singal Declaration----
48
        signal i0_tb: std logic;
49
        signal il_tb: std logic;
50
        signal eq_tb: std logic;
        begin
54
        UUT: Lab01
55
        port map (i0 => i0_tb,i1 => i1_tb, eq => eq_tb);
57
        process
58
59
                -----vector 1-----
```







Generate Test Vectors

```
Lab01_tb.vhd × Lab01.vhd × Untitled 1 ×
M:/HSN_Undervisning/EFDP1100_V2018/Lab01_HieuNguyen/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_HieuNguyen.srcs/sim_1/new/Lab01_Hieu
                    ----- Internal Singal Declaration----
  48
                                   signal i0_tb: std logic;
                                   signal il tb: std logic;
  49
                                   signal eq_tb: std logic;
 51
  52
                                    begin
 53
 54
                                     UUT: Lab01
                                   port map (i0 => i0_tb,i1 => i1_tb, eq => eq_tb);
 55
 56
 57
                                    process
 58
                                                                  -----vector 1-----
                                                                 i0_tb <= '0';
                                                                 il tb <= '0';
                                                                 wait for 40 ns;
                                                                 -----vector 2-----
                                                                 i0_tb <= '0';
                                                                 il tb <= '1';
                                                                 wait for 40 ns;
                                                                   -----vector 3-----
                                                                 i0_tb <= '1';
                                                                 il tb <= '0';
                                                                 wait for 40 ns;
                                                                 -----vector 3-----
                                                                 i0 tb <= '1';
                                                                 il_tb <= '1';
                                                                 wait;
                                                   end process;
 79
                                     end Behavioral:
 80 :
```

Click on Run Simulation and then choose Run Behavioral Simulation



We will se the simulation waveform



Send your design file and testbench file to report for part I

Lab 01- Part II: Students do following tasks

- Follow the steps in Part I to create a project for 2-bit comparator
- Create a design for 2-bit comparator in your project
- Create the testbench to test 2-bit comparator
- Run behavioral simulation
- Send your 2-bit comparator design and testbench to report for your lab