Forelesning 06: Regular Sequential Circuits

Hieu Nguyen

Innold

- Konstruerer Mod-M teller ved bruk synkron metode
- Simulerer Mod-M teller
- Tester Mod-16 teller i Basys-3 ved bruk hex2seg krets

Design 05: Mod-M teller

- Mod-M teller er en krets som øker sin verdi 1 om gangen og starter fra 0 til M-1 og hopper rundt (wraps around).
- For eksempel: Mod-10 teller skal telle 0, 1,2,3,4,5,6,7,8,9,0,1....
- Mod-M teller bør ha to generics
 - M: spesifiserer tellerbegrensning
 - N: spesifiserer antall nødvendige biter i state register. N = log2 (M)
 - Eksempel: Hvis en konstruerer Mod-16 teller. Dette betyr at M = 16, og telleren har 16 tilstander i intern minne. Derfor, trenger vi N =4 D-FF stykker for å lagre alle tilstander.

Design 05: Mod-M teller


Inngangssignaler

- Clock signal clk
- Reset signal rst
- Enable signal en

Utgangssignaler


- Tellers verdi q
- Max tick max_tick

Entity Declaration



Design 05: Mod-M teller


State register



```
Listing 4.11
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity mod m counter is
  generic(
     N: integer := 4;
                           -- number of bits
     M: integer := 10
                           -- mod-M
 );
     clk, reset: in std logic;
     max tick: out std logic;
     q: out std logic vector (N-1 downto 0)
end mod m counter;
architecture arch of mod m counter is signal r_reg: unsigned(N-1 downto 0);
  signal r next: unsigned(N-1 downto 0);
  -- register
  process (clk, reset)
  begin
     if (reset='1') then
         r reg <= (others=>'0');
     elsif (clk'event and clk='1') then
        r reg <= r next;
     end \overline{i}f:
  end process:
   -- next-state logic
  r next <= (others=>'0') when r reg=(M-1) else
            r reg + 1;
   -- output logic
  q <= std logic vector(r reg);</pre>
   max tick <= '1' when r reg=(M-1) else '0';
end arch;
```

Design 05: Mod-M Teller


Next state logic



```
Listing 4.11
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity mod m counter is
  generic(
     N: integer := 4;
                        -- number of bits
     M: integer := 10
                        -- mod-M
 );
  port (
     clk, reset: in std logic;
     max tick: out std logic;
     q: out std logic vector(N-1 downto 0)
end mod m counter;
architecture arch of mod m counter is
  signal r reg: unsigned (N-1 downto 0);
  signal r next: unsigned(N-1 downto 0);
begin
  -- register
  process(clk, reset)
  begin
     if (reset='1') then
        r reg <= (others=>'0');
     elsif (clk'event and clk='1') then
        r reg <= r next;
     end if;
  end process;
 -- next-state logic
  r next <= (others=>'0') when r reg=(M-1) else
            r reg + 1;
 -- output logic
  q <= std logic vector(r reg);</pre>
  max tick <= '1' when r reg=(M-1) else '0';
end arch;
```


Design 05: Mod-M Teller

Output Logic




```
Listing 4.11
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity mod m counter is
  generic(
                        -- number of bits
     N: integer := 4;
     M: integer := 10
                        -- mod-M
  port (
     clk, reset: in std logic;
     max tick: out std logic;
     q: out std logic vector (N-1 downto 0)
end mod m counter;
architecture arch of mod m counter is
  signal r reg: unsigned(N-1 downto 0);
  signal r next: unsigned(N-1 downto 0);
begin
  -- register
  process(clk, reset)
     if (reset='1') then
        r reg <= (others=>'0');
     elsif (clk'event and clk='1') then
        r req <= r next;
     end if:
  end process;
  -- next-state logic
  r next <= (others=>'0') when r reg=(M-1) else
  -- output logic
  q <= std logic vector(r reg);</pre>
  max tick <= '1' when r reg=(M-1) else '0';
end arch:
```

Test Bench – Test Mod-16 Counter




Mod-16 Counter | HardWare Testing (1)




Pin Connections

Basys-3
btnC
clk
seg
an

Design 05: Mod-M Teller | Test



Mod-16 Counter | HardWare Testing (2)



Design 05: Mod-M Teller | Test

