

DTA: Bridging the Gap Between Telemetry and RDMA

Authors

1. ABSTRACT

The emergence of programmable switches makes it possible to collect a large amount of fine-grained telemetry data in real time in large networks. However, transferring the data to a telemetry collector and relying on the collector CPUs to process telemetry data is highly inefficient. RDMA is commonly used as an efficient data transfer protocol but it does not work for telemetry data. This is because it is challenging to create RDMA format packets at switches, support lossy networks, and support various memory access patterns such as multiple concurrent writes. In this paper, we introduce a new direct telemetry data access system, which allows fast and efficient telemetry data transfers between switches and the remote collector. Our system introduces telemetry report primitives such as key-write, append, aggregation, and multi-increment. To support these primitives and address the limitations of RDMA, we use some programmable switches as translators that generate RDMA packets, handle packet losses, and aggregate diverse memory accesses. Our evaluation demonstrates that we can enhance existing telemetry framework by XX%.

2. INTRODUCTION

ToDo: (Please feel free to change the intro structure!)

ToDo: What is telemetry? Why is it important?

ToDo: State-of-the-art systems are designed around centralized collection. (I have several sources in hotnets paper for this, pointing to proprietary solutions)

ToDo: But collection is very costly! This requires operators to reduce network insight through various methods (sampling, selection, only super-specific queries)

ToDo: RDMA has huge potential!

ToDo: RDMA is limited (verbs, reliability, number of QPs, costly generation)

ToDo: Introduce DTA. Achieving RDMA-performance and support of standard NICs.

3. MOTIVATION

JL: This should build on background and dig into why

CPU-based collection is inefficient. JL: Waiting for Gabriele results before planning structure

Collectors play an important role in network telemetry systems: they receive telemetry reports and store the information in an internal data structure to be used to answer network-wide queries. One key challenge is to ensure that this process is scalable as a datacenter network can comprise hundreds of thousands of switches [3]. For example, a non-sampled INT telemetry system requires the collection of telemetry data from *every single packet*, which would result in an excessive amount of reports. Because of this, event detection is typically implemented at switches in an effort to send reports to a collector only when things change [5]. This helps in reducing the rate of switch-to-collector communication down to a few million telemetry reports per second per switch [12], at the cost of reduced network insight and increased on-switch complexity. Still, telemetry collection costs are high, and the main reason we identified is that the collectors' CPU is the main bottleneck.

3.1 CPU-based collection is inefficient

MY: key bottleneck or the ignored bottleneck in many telemetry systems today

MY: Discuss existing monitoring solutions

We show examples of what the CPU spends time on in Figure 1, and discuss how they already attempt to optimize these numbers. DTA would either bypass or offload these steps into hardware.

3.2 RDMA enables high-speed memory writes

What if we design telemetry collection around RDMA?

4. RDMA RESTRICTIONS ON COLLECTION

Designing telemetry collection around RDMA has the potential for significant performance improvements. However, RDMA and related protocols impose several restrictions on such a design:

RDMA is limited to basic memory operations Achieving the full performance potential of RDMA requires limiting ourselves to one-way verbs, i.e., pre-defined primitives that execute entirely on the network card without requiring CPU intervention. This limits us to ba-




Figure 1: Breakdown of telemetry collection costs in CPU-based solutions. DPDK-DART is functionally equivalent to DTA Multi-Write (This is placeholder data!)

sic memory operations: *Read*, *Write*, *Fetch-and-Add*, and *Compare-and-Swap*. Limiting the design to these fundamental primitives greatly reduces the viability of dynamic data structures such as linked lists and cuckoo hashing. Such data structures requires us to first read memory at the collector before knowing what exactly to write where, leading to significantly more complex on-switch logic. Further, one must ensure that there are no conflicts or race-conditions occurring between different switches that work in parallel to report telemetry information.

A limited number of RDMA connections RDMA network cards are limited in memory, which further limits the number of active connections that they fit in their local cache. Having more simultaneously active RDMA connections to a collector than can fit in the cache forces the network card to start swapping connection statefulness to server memory, which *significantly* reduces the resulting RDMA performance. Potential workarounds such as having several switches share the same connection becomes very complicated, due to the RDMA requirement of sequential packet counters within each connection. Such solutions would require network switches to somehow synchronize the packet counters every time that a switch generates a new telemetry report.

High-speed RDMA assumes a lossless network Another challenge related to packet counters is handling network lossiness. As mentioned, RDMA assumes that incoming packets in a connection has a sequentially increasing packet counter. Even just a single lost RDMA packet would result in the RDMA connection state invalidating due to counter desynchronization between the switch and collector, which leads to the network card discard-




Figure 2: Overview of the DTA report data flow
todo:flip upside down

ing every subsequent RDMA operation until the switch actively manages to resynchronize the connection.

Managing RDMA connections is costly for switches RDMA traffic is not designed for ease-of-generation in network switches. For example the RoCEv2 protocol, which is the standard for RDMA communication in Ethernet network, is especially costly. This protocol requires a relatively high amount of statefulness on a per-connection basis for tracking essential metadata, significant header overhead to calculate and generate, and a large footprint on internal busses handling RoCEv2-imposed checksumming. Requiring such a footprint on every single telemetry-reporting switch is very inefficient.

The data must be queryable Allowing efficient centralized access to telemetry data is the main reason for centralized collection. How to make it queryable? Cross-switch collaboration etc..**JL: Too similar to first?**

5. DTA OVERVIEW

ToDo: The plan is to give high-level overview. Explain DTA split into reporters, translators, and collectors. We are designed to be generic, and are aiming to support a wide range of monitoring systems.

DTA achieves scalability, generalizeability, and high performance by decoupling telemetry reporting switches from the underlying storage backend. Reporters simply sends a DTA packet, containing information about the telemetry data, towards one of the deployed telemetry collectors. These DTA packets are intercepted by the last hop towards the collector, by the top-of-rack switch. This last switch acts as a *DTA translator*, and is responsible for making the telemetry data queryable at the collectors in this rack.

The translator parses incoming DTA packets, and converts these into suitable RDMA operations that it forwards to the right collector. Generated RDMA traffic is determined by the incoming DTA packet, which specifies the specific DTA primitive that is requested, together with essential DTA meta-data according to the needs of the primitive (please see section 6 for a discussion on DTA primitives).

5.1 Translation Benefits

A naïve RDMA-based telemetry collection design might intuitively want to generate RDMA traffic immediately at the telemetry generating network switches. They would then directly figure out a storage server, and a memory address inside of that server, and then generate an RDMA call to update the telemetry storage.

JL: My plan is to partially mirror the RDMA limitations raised earlier. Introducing a DTA translator to intercept DTA traffic allows for several benefits compared to directly generating RDMA from individual switches:

Allowing central pre-processing without CPU involvement

A translator is guaranteed to be the last processor for all telemetry packets destined to the collectors that it manages. This allows us to expand RDMA with new primitives and functionality that takes advantage of a central viewpoint, including the addition of the powerful *Append 6.2* primitive, centralized data duplicate detection and filtering, and real-time detection of network-wide events.

Improved collection speeds The translator is in full control of the RDMA state of each collector, which allows significant performance and stability improvements compare with designs where each reporter would handle their own RDMA communications directly. This includes eliminating RDMA queue-pair state swapping in the network card, which has a negative performance impact when a lot of RDMA connections are active simultaneously.

Increased system stability RDMA expects network losslessness to achieve its high-performing potential, and a single RDMA packet lost in transit results in an invalid RDMA queue-pair state and a complete loss of throughput until the two RDMA end-points actively resynchronizes. Having the RDMA-generating switch being directly attached to the RDMA network card significantly reduces the risk of lost traffic, allows for immediate RDMA rate-limitation in case of system congestion, and reduces the RDMA resynchronization delay in the unlikely case that a packet is still lost.

Reduced in-network costs Managing RDMA states and packet generation inside of the switch ASIC is costly. Introducing the translators allows us to strip this footprint from ordinary telemetry-generating switches that exist all across the network, keeping this functionality and footprint only inside of a few specialized collector-managing top-of-rack switches. Telemetry reporters would now only have to generate reports through the much more lightweight DTA protocol, designed specifically for ease of in-ASIC generation (see section 8.6 for a cost comparison).

DTA translation is future-proofing telemetry systems Several commercial network cards support RDMA communi-

cation through the RoCEv2 standard, which our translator has built-in support for. However, future network cards might very well include native telemetry collection capabilities **JL: cite Bluefield latest update showing work towards this.** Networks designed around DTA-based telemetry collection might not require network-wide switch overhauls to support new and high-speed telemetry collection techniques, since these network cards might either have native DTA support or allow DTA translation into the new format.

5.2 Translator vs SmartNIC Dilemma

JL: Where to place translator? ToR or NIC?

way 1: switch because xyz (needs to be strong if this approach). no good nic candidates that are not FPGAs?

way 2: we could do either. in this paper we look into what would be needed in a switch? we do in p4, new smartnics also P4, port easily (safer) if this, the discuss pros-and-cons

6. DTA PRIMITIVES AND "GENERALIZABILITY"

ToDo: List supported primitives. Include non-implemented ones here as well that are just design drafts.

ToDo: I think everyone can help out here, since it should be non-technical and high-level.

6.1 Key-Write

ToDo: Explain key-write high-level from user perspective

JL: Dynamic keys, when we don't know them beforehand (e.g., flows)

6.2 Append

ToDo: High-level from user perspective

JL: Pre-know list IDs, shared by all switches.

E.g., list for congestion-events, latency spikes, link failures, reconfigurations, scenarios where data is pre-categorized into fixed categories

6.3 Sketch-Merge **JL: Ran?**

ToDo: High-level from user perspective

JL: The design is not finalized. High-level is to allow network-wide merging of sketches. For example through fetch-and-add. Likely using switch SRAM as cache, periodically updating down into collector

6.4 Key-Increment **JL: Ran?**

ToDo: High-level from user perspective

JL: Useful in for example flow counters. E.g., Marple, where we want to merge in-ASIC counters with either old cache-evicted values, or merge network-wide counters.

JL: Design not finalized. Same underlying algo as Key-Write/DART. Incrementing instead of overwriting. Basically

Primitive	Example monitoring	Description
Key-Write	INT (Path Tracing) [2, 7] Marple (Host counters) [9] Sonata (Per-query results) [4] PINT (Per-flow queries) [1] PacketScope (Flow troubleshooting) [11]	INT sinks reporting 5x32b switch IDs using flow 5-tuple keys Reporting 32-bit counters using source IP keys, through non-merging aggregation Reporting network query results using queryID keys PINT can leverage the memory redundancies for improved data compression Report per-flow per-switch pipeline traversal information using <switchID,flow 5-tuple> as key
Append	INT (Congestion events) [2, 7] NetSeer (Event aggregation) [12] Sonata (Raw data transfer) [4] PacketScope (Pipeline-loss insight) [11]	INT sinks report a period of network congestion to list of network congestion events Sorting per-switch events into network-wide lists according to category Sending selected raw data from switches to streaming processors, to be the base for query responses On packet drop: send pipeline-traversal information to central list of pipeline-loss events
Sketch-Merge	QPipe (Heavy hitter detection) [6]	Per-epoch report of on-switch counters, merging network-wide sketches
Key-Increment	FlowRadar (Per-flow counters) [8] TurboFlow (Per-flow counters) [10] Marple (Host counters) [9]	Periodic transfer of on-switch counters to central storage using flow 5-tuple keys Sending evicted microflow entries for central aggregation using flowKeys as keys Reporting 32-bit counters using source IP keys, through addition-based aggregation

Table 1: Example telemetry monitoring systems and scenarios, as mapped into the primitives presented by DTA

building a sketch in server memory :). JL: CMS-like should work. Need to check sign support in the RDMA verb for CS-like support.

JL: We are ignoring potential performance limits of fetch-and-add here (I struggle to find numbers. let me know if you want me to benchmark)

7. IMPLEMENTATION JL: ME

JL: Implemented through a combination of P4, Python, and C++ for Tofino switches and x86 servers

7.1 DTA Reporters

JL: Ignoring monitoring-specific details. Assuming we already have data to report. JL: DTA reports is designed for ease of generation. They simply state opcode and primitive-specific metadata

7.1.1 DTA Report Structure

JL: Visualize and explain DTA headers and encapsulation
JL: Draw headers similarly to HPCC fig 7. Show a couple of examples (keywrite and append)

7.2 Translator

JL: Visualize pipeline? Ingress/egress split (very short and wide, keeping figure compact)

JL: The translator has three main code paths: background traffic, DTA, and RDMA (acks) (visualize these paths in figure as colored lines/arrows)

JL: RDMA generation logic is re-used for all primitives. Significantly reducing footprint (show overlap in figure) JL: Resynchronization through CNP parsing

JL: Push hard on the slim design making our system viable! (maybe in eval under asic costs)

7.2.1 Key-Write

JL: fix text. just infodumped Multicasting is triggered in the Ingress pipeline, with multicast groups pre-configured by the controller. Each <N,collector> tuple has corresponding

multicast rule, ensuring N packets are injected into the correct egress pipeline. Injected redundancy packets are identical, and each packet will read and increment a shared register, thereby retrieving their individual redundancy number n. JL: update after Vladimir discussion? The native CRC extern is used to map <key,n> into a memory-slot hash. This hash is further bounded into the size of the key-value memory buffer through a M/A table, which maps the number of storage entries into a bitmask. A bitwise AND operation is performed on the hash using the fetched bitmask, thereby allowing modulo of powers of 2¹. The calculated memory slot is easily translated into a buffer-offset by multiplying it with the size of a single key-value slot (i.e., the combined size of the checksum and data value).

7.2.2 Append

JL: write

7.2.3 Sketch-Update?

JL: POTENTIAL implementation solution. Not yet verified

7.2.4 Multi-Increment

JL: POTENTIAL implementation solution. Not yet verified

7.2.5 RDMA Connection

Initiator script. PSN counter. Desynchronization. PktID. Metadata-population. etc...

7.3 Collector

JL: Explain C++ RDMA service, registering allocated buffer in Bluefield RDMA engine

JL: Allocated advertised storage as 1g hugetables. Recom-piled Mellanox driver to support physical addresses, remov-

¹This implementation choice effectively limits the number of key-value storage slots to powers of 2, and is a simple workaround to the lack of modulo support in the switch architecture. An alternative could be to hard-code a fixed key-value storage size, which allows power-of-2 modulo through compile-time known bitshifting




Figure 3: Collection rate of DTA Key-Write operations (PLACEHOLDER DATA)

ing IOTLB performance degradataion for psuedo-random accesses in large memory buffers

8. EVALUATION **JL: ME**

8.1 Key-Write Primitive Performance

8.1.1 Key-Write Collection Rate

Parameters: level of redundancy, size of storage. Size of report payloads?

8.1.2 Redundancy Effectiveness

JL: Import from DART section 5.1

8.1.3 Data Queryability




Figure 4: DTA Key-Write ages out stale data. This figure shows INT 5-hop path tracing queryability of 100 million flows at various storage sizes. The results are based on storing 160-bit values with 32-bit checksums, where each key writes into $N = 4$ different memory addresses.

Text

8.1.4 Query Answer Correctness

Text

8.2 Append Primitive Performance

8.2.1 Append Collection Rate

Parameters: Storage size. Size of report payloads




Figure 5: Collection rate of DTA Append operations (PLACEHOLDER DATA) **JL: Remake with actual data**

8.3 Querying rate

JL: How fast can we query?

JL: Both Key-Write at different redundancies, append, Confluo, and INTCollector

8.4 DTA Collection Capabilities

JL: Per-switch generation rates of monitoring systems come from their papers. State numbers and cite sources. Present in table format, together with brief description of mapping into DTA? (everything hypothetical)

JL: Marple: evaluating packet counters using properties of non-mergeable aggregations (figure 10 and end of section 5.2). Let's say the DTA epoch is shorter than cache eviction

JL: Possibly not in eval? Since this is potential performance (extrapolating from our primitive tests) and their paper numbers

$$required_collector_nics = \lceil \frac{num_switches * switch_report_rate}{max_primitive_rate} \rceil$$

8.5 Queue-Pair Resynchronization

JL: Show the responsiveness of RDMA PSN resynchronization.

8.6 ASIC Resource Footprint

JL: Show the cost of our system in terms of Tofino resources.

JL: Also show cost of generating RDMA vs generating DTA, to back up our claim that DTA reduces in-reporter costs. Show with full iCRC calculation and PSN resync.

8.7 Network Overhead

JL: Quick bar-plot showing header costs of DTA vs RoCEv2? Showing benefit from translation

9. LIMITATIONS

ToDo: Explain limitations of current DTA design

System	Report Rate	Primitive	Description
INT (non-sampling)	4.75 Gpps	Key-Write	Per-packet report with 5x32b data
INT (0.5% sampling)	23.75 Mpps	Key-Write	Report generated at 0.5% packet rate with 5x32b data
Marple	950 Kpps	Key-Write	Aggregating 32-bit per-host packet counters, through non-merging aggregation
NetSeer	4.29 Mpps	Append	Appending per-switch events to central lists of network events
Sonata	?	?	192b event-descriptors

Table 2: Per-reporter data generation rates by various monitoring systems. Assuming 6.4Tbps switches as report generators **JL: My plan is to present this in a graph alongside the table. Here explaining the figure basically. JL: compare with Confluo JL: overlap with primitives figure**

9.1 Limited Aggregation Capabilities

ToDo: Explain how we are limited in data pre-processing and merge-capabilities

JL: We can't really do RDMA Reads to efficiently merge data

JL: We can definitely utilize collector CPU to perform these, and likely significantly faster than current state-of-the-art.

Example: an Append list containing tuples <address,value,function>.

CPU can just iterate over this list and perform this action.

Main drawback here is that it doesn't fit our paper story

9.2 RDMA rates

ToDo: Explain how the translator can grow into the bottleneck, given that we RDMA-side performance is incredibly. Just a dozen RDMA-capable NICs, and the translator can no longer keep up

JL: This is a good problem to have, but this also means that Tofino ToRs fundamentally requires distributed collection. Not sure if this is a limitation though, since we are designed to do this. Maybe remove this section?

10. DISCUSSION

ToDo: Add a discussion. Feel free to modify how you see fit :)

10.1 Translation vs Programmable SmartNICs

ToDo: Discuss the use of SmartNICs for DTA collection

JL: Translation is cheaper than programmable NICs (legacy RDMA support). DTA COULD support a hybrid of translators and SmartNICs (maybe some primitives require SmartNIC collection, while others do not? No reason why DTA would not be future-proof here for DTA-optimized NICs). Translators work in the meantime

JL: Let's say opcode 0x01 is KeyWrite-1 (designed around translator), while 0x11 is KeyWrite-2 (designed around SmartNIC and Cuckoo). Both from user-perspective used for the same thing, but different implementations. JL: Maybe even the same opcode, just that the translator/smartnic chooses underlying algorithm to process the request? Plug-and-play :)

JL: SmartNICs would allow more complex central pro-

cessing. Also (likely) easier to design around memory reads

JL: Vision for standardized DTA, allowing vendors to build in support in fixed-function NICs?

10.2 Read-based Writes

ToDo: Discuss what we could do if we could read storage before writing. New collision mitigation or aggregation functions

10.3 Large-scale Deployments

ToDo: Discuss how DTA might be deployed in hyperscale networks.

Requiring several collection clusters. Reporters already hash into one of several collectors.

Possibly segment network to reduce cross-network report transmissions (one reporter to distant collector)

10.4 Collection Epochs

ToDo: Discuss the need for epoch-based collection. DRAM is required for high-speed collection. Periodic transfer to disk is required for persistent historical storage.

11. BACKGROUND?

ToDo: Again, feel free to restructure section!

ToDo: What is telemetry? New epoch enabled by programmable data planes.

ToDo: Monitoring (e.g., INT, sketches, Sonata, NetSeer) have potential for great network insight. Many approaches, often specialized for specific queries.

ToDo: Centralized collection. Controller/operator queries. Support of diverse measurements.

ToDo: What is telemetry typically used for? How is it essential?

ToDo: Give example scenarios, explain how monitoring, collection, and queries work together.

E.g., loss events, path conformity, flagging intrusions, load imbalances.

Network performance, troubleshooting, microburst detection, traffic engineering

ToDo: Monitoring frameworks generate massive data rates. Ideally several simultaneous monitoring systems. Collection is overwhelmed, collection clusters very expensive. (leading to motivation)

- [12] Y. Zhou, C. Sun, H. H. Liu, R. Miao, S. Bai, B. Li, Z. Zheng, L. Zhu, Z. Shen, Y. Xi, et al. Flow event telemetry on programmable data plane. In *Proceedings of the Annual conference of the ACM Special Interest Group on Data Communication on the applications, technologies, architectures, and protocols for computer communication*, pages 76–89, 2020.

12. RELATED WORKS **JL: MERGE INTO BACKGROUND?**

ToDo: Add related works

12.1 TEA

ToDo: Discuss TEA

13. ACKNOWLEDGEMENTS

Text goes here

14. CONCLUSION

Conclusion goes here

15. REFERENCES

- [1] R. Ben Basat, S. Ramanathan, Y. Li, G. Antichi, M. Yu, and M. Mitzenmacher. Pint: probabilistic in-band network telemetry. In *Proceedings of the Annual conference of the ACM Special Interest Group on Data Communication on the applications, technologies, architectures, and protocols for computer communication*, pages 662–680, 2020.
- [2] T. P. A. W. Group. Telemetry report format specification. https://github.com/p4lang/p4-applications/blob/master/docs/telemetry_report_latest.pdf. Accessed: 2021-06-23.
- [3] C. Guo, L. Yuan, D. Xiang, Y. Dang, R. Huang, D. Maltz, Z. Liu, V. Wang, B. Pang, H. Chen, et al. Pingmesh: A large-scale system for data center network latency measurement and analysis. In *Proceedings of the 2015 ACM Conference on Special Interest Group on Data Communication*, pages 139–152, 2015.
- [4] A. Gupta, R. Harrison, M. Canini, N. Feamster, J. Rexford, and W. Willinger. Sonata: Query-driven streaming network telemetry. In *Proceedings of the 2018 conference of the ACM special interest group on data communication*, pages 357–371, 2018.
- [5] Intel. In-band network telemetry detects network performance issues. <https://builders.intel.com/docs/networkbuilders/in-band-network-telemetry-detects-network-performance-issues.pdf>. Accessed: 2021-06-04.
- [6] N. Ivkin, Z. Yu, V. Braverman, and X. Jin. Qpipe: Quantiles sketch fully in the data plane. In *Proceedings of the 15th International Conference on Emerging Networking Experiments And Technologies*, pages 285–291, 2019.
- [7] C. Kim, A. Sivaraman, N. Katta, A. Bas, A. Dixit, and L. J. Wobker. In-band network telemetry via programmable dataplanes. In *ACM SIGCOMM*, 2015.
- [8] Y. Li, R. Miao, C. Kim, and M. Yu. Flowradar: A better netflow for data centers. In *13th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 16)*, pages 311–324, 2016.
- [9] S. Narayana, A. Sivaraman, V. Nathan, P. Goyal, V. Arun, M. Alizadeh, V. Jeyakumar, and C. Kim. Language-directed hardware design for network performance monitoring. In *Proceedings of the Conference of the ACM Special Interest Group on Data Communication*, pages 85–98, 2017.
- [10] J. Sonchack, A. J. Aviv, E. Keller, and J. M. Smith. Turboflow: Information rich flow record generation on commodity switches. In *Proceedings of the Thirteenth EuroSys Conference*, pages 1–16, 2018.
- [11] R. Teixeira, R. Harrison, A. Gupta, and J. Rexford. Packetscope: Monitoring the packet lifecycle inside a switch. In *Proceedings of the Symposium on SDN Research*, pages 76–82, 2020.